KEYWORDS: Signal processing, Signal to noise ratio, Optical filters, Digital signal processing, Image processing, Image sensors, CMOS sensors, Sensors, Imaging arrays, Image resolution
We have developed a CMOS image sensor with a novel color filter array(CFA) where one of the green pixels of the
Bayer pattern was replaced with a white pixel. A transparent layer has been fabricated on the white pixel instead of a
color filter to realize over 95% transmission for visible light with wavelengths of 400-700 nm. Pixel pitch of the device
was 3.3 um and the number of pixels was 2 million (1600H x 1200V).
The novel Bayer-like WRGB (White-Red-Green-Blue) CFA realized higher signal-to-noise ratios of interpolated R, G,
and B values in low illumination (3lux) by 6dB, 1dB, and 6dB, respectively, compared with those of the Bayer pattern,
with the low-noise pre-digital signal process. Furthermore, there was no degradation of either resolution or color
representation for the interpolated image.
This new CFA has a great potential to significantly increase the sensitivity of CMOS/CCD image sensors with digital
signal processing technology.
Shrinkage of pixel structures and layouts for CMOS active pixel image sensors are studied. Reduction of CMOS device design rule with the scaling-law can make the pixel size small, naturally. However, using minimum design rule, quarter micron rule or sub quarter micron rule, costs expensive. Therefore, pixel size shrinkage using relatively rough design rule have been studied for reduction of the chip cost. We have already reported about small pixel structure by replacement of row-select transistor by row- select capacitor, by omission of reset transistor with forward bias reset operation, and by omission of reset transistor with pinned-buried reset channel. We have also reported about small pixel by high packing density layout named 'I-shaped cell' and its zigzag layout. However, these pixel shrinkage have some disadvantages. In this paper, we propose a novel pixel structure driven by pulse operation of drain line for row select and reset. Conventional row select structure, row select transistor or row select capacitor, is omitted by the row-select channel that contains low impurity concentration and has no gate structure. Moreover, conventional reset transistor is also replaced by reset channel structure in like manner. These structures and triple level pulse operation of drain realize quite simple pixel structure in which amplification transistor is the only gate structure. A large fill factor of 37 percent is obtained by this structure, in 5.6 micrometers X 5.6 micrometers pixel designed by 0.7 micrometers rule.
The color cross-talk simulation analysis was carried out. The color cross-talk was depended on the p-well potential profile. The color cross-talk has a minimum value around 2.3 micrometers junction depth of p-well. The color cross-talk can be improved by the suitable well structure.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.