It is known that the influence of line edge roughness (LER), formed during lithography and plasma etching processes, on the MOSFET characteristics becomes more critical with downscaling of the device. This is because LER and line width roughness do not scale down with the dimensions of the devices. High values of LER can lead to increase of current leakage and voltage fluctuations and hence cause degradation of circuit performance and yield. However the gate LER is hard to measure by conventional tools. Therefore reliable LER metrology approach is required. In this study conventional AFM technique is used to estimate LER.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.