Enhacement of intrafield overlay using a design based metrology system

Gyoyeon Jo; Sunkeun Ji; Shinyoung Kim; Hyunwoo Kang; Minwoo Park; Sangwoo Kim; Jungchan Kim; Chanha Park; Hyunjo Yang; Kotaro Maruyama; Byungjun Park

doi:10.1117/12.2218937

24 March 2016 Enhacement of intrafield overlay using a design based metrology system

Gyoyeon Jo, Sunkeun Ji, Shinyoung Kim, Hyunwoo Kang, Minwoo Park, Sangwoo Kim, Jungchan Kim, Chanha Park, Hyunjo Yang, Kotaro Maruyama, Byungjun Park

Author Affiliations +

Proceedings Volume 9778, Metrology, Inspection, and Process Control for Microlithography XXX; 97781J (2016) https://doi.org/10.1117/12.2218937
Event: SPIE Advanced Lithography, 2016, San Jose, California, United States

Abstract

As the scales of the semiconductor devices continue to shrink, accurate measurement and control of the overlay have been emphasized for securing more overlay margin. Conventional overlay analysis methods are based on the optical measurement of the overlay mark. However, the overlay data obtained from these optical methods cannot represent the exact misregistration between two layers at the circuit level. The overlay mismatch may arise from the size or pitch difference between the overlay mark and the real pattern. Pattern distortion, caused by CMP or etching, could be a source of the overlay mismatch as well. Another issue is the overlay variation in the real circuit pattern which varies depending on its location. The optical overlay measurement methods, such as IBO and DBO that use overlay mark on the scribeline, are not capable of defining the exact overlay values of the real circuit. Therefore, the overlay values of the real circuit need to be extracted to integrate the semiconductor device properly. The circuit level overlay measurement using CDSEM is time-consuming in extracting enough data to indicate overall trend of the chip. However DBM tool is able to derive sufficient data to display overlay tendency of the real circuit region with high repeatability. An E-beam based DBM(Design Based Metrology) tool can be an alternative overlay measurement method.

In this paper, we are going to certify that the overlay values extracted from optical measurement cannot represent the circuit level overlay values. We will also demonstrate the possibility to correct misregistration between two layers using the overlay data obtained from the DBM system.

Citation Download Citation

Gyoyeon Jo, Sunkeun Ji, Shinyoung Kim, Hyunwoo Kang, Minwoo Park, Sangwoo Kim, Jungchan Kim, Chanha Park, Hyunjo Yang, Kotaro Maruyama, and Byungjun Park "Enhacement of intrafield overlay using a design based metrology system", Proc. SPIE 9778, Metrology, Inspection, and Process Control for Microlithography XXX, 97781J (24 March 2016); https://doi.org/10.1117/12.2218937

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
7 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Overlay metrology

Inspection

Metrology

Databases

Semiconductors

Optical testing

Distortion

Show All Keywords

Keywords/Phrases

Search In:

Publication Years