Paper
19 May 2008 Electrical metrics for lithographic line-end tapering
Author Affiliations +
Abstract
A major source of patterning problems in low-k1 lithography is line-end pullback. Though geometric metrics such as CD at gate edge have served as good indicators, the ever-rising contribution of line-end extension to layout area necessitates reducing pessimism in qualifying line-end patterning. Electrically-aware metrics for line-ends can be helpful in this regard. In this work, we calculate the Ion and Ioff impact of line-end taper shapes as well as line-end length. The proposed models are verified using TCAD simulation in a typical 65nm process. We observe that the device threshold voltage is a weak function of line-end pullback, and that the electrical impact of the taper can vary with overlay errors. We apply a non-uniform channel length model in addition to the proposed taper-dependent threshold voltage model to calculate ΔIon and ΔIoff. Finally, the electrical metric for line-end printing is defined as expected change in Ion or Ioff under a given overlay error distribution. We also propose a super-ellipse form to parameterize taper shapes, and then explore a large variety of taper shapes to characterize electrical impact.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Puneet Gupta, Kwangok Jeong, Andrew B. Kahng, and Chul-Hong Park "Electrical metrics for lithographic line-end tapering", Proc. SPIE 7028, Photomask and Next-Generation Lithography Mask Technology XV, 70283A (19 May 2008); https://doi.org/10.1117/12.793117
Lens.org Logo
CITATIONS
Cited by 12 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Information operations

Ions

Capacitance

Lithium

Diffusion

Lithography

Optical lithography

RELATED CONTENT


Back to Top