CONFERENCE PROCEEDINGS
Advanced Search
Home > Proceedings > Volume 6923 > Article
Paper
15 April 2008 Study for high voltage gate RIE process in LDI (LCD driver IC) device fabrication
Min Gon Lee, Chung Kyung Jung, Sang Wook Ryu, Kang Hyun Lee, Jae Won Han
Author Affiliations +
Proceedings Volume 6923, Advances in Resist Materials and Processing Technology XXV; 69233U (2008) https://doi.org/10.1117/12.773231
Event: SPIE Advanced Lithography, 2008, San Jose, California, United States
Abstract
In this study, we reported on the evaluation result of the optimized high voltage gate patterning in liquid crystal display (LCD) driver integrated circuit (IC) with its preparation, characterization and composition of each parameter such as etching gas chemistry, RF power, and pressure. The patterning process of high voltage gate oxide was performed with the CF4/CHF3/O2/Ar based gas chemistry to avoid the leakage current from high voltage gate stack by non-uniform remnant gate oxide thickness. Albeit we obtained the minimized fluctuation of gate oxide thickness, the plasma damage by plasma patterning process affected the leakage current of high voltage gate film stack. In conclusion, we found that the major parameter for leakage current in high voltage gate stack by DOE method of gate patterning and achieved that the optimized condition of high voltage gate patterning. To optimize the performance of high voltage gate oxide, the thickness of remnant oxide must be controlled uniformly in gate patterning for improving the margin of high voltage gate transistor. Verifying that the patterning performance of physical and electrical characteristics with analytical tools such as secondary ion mass spectroscopy (SIMS), scanning electron microscopy (SEM), auger electron spectroscopy (AES) and probe station as well.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation Download Citation
Min Gon Lee, Chung Kyung Jung, Sang Wook Ryu, Kang Hyun Lee, and Jae Won Han "Study for high voltage gate RIE process in LDI (LCD driver IC) device fabrication", Proc. SPIE 6923, Advances in Resist Materials and Processing Technology XXV, 69233U (15 April 2008); https://doi.org/10.1117/12.773231
ACCESS THE FULL ARTICLE
ORGANIZATIONAL
Sign in with credentials provided by your organization.
INSTITUTIONAL
Select your institution to access the SPIE Digital Library.
SELECT YOUR INSTITUTION
PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
PERSONAL SIGN IN
No SPIE Account? Create one
PURCHASE THIS CONTENT
SUBSCRIBE TO DIGITAL LIBRARY
50 downloads per 1-year subscription
Members: $195
Non-members: $335 ADD TO CART
25 downloads per 1 - year subscription
Members: $145
Non-members: $250 ADD TO CART
PURCHASE SINGLE ARTICLE
Includes PDF, HTML & Video, when available
Members: $17.00
Non-members: $21.00 ADD TO CART
PROCEEDINGS
 9 PAGES
DOWNLOAD PAPER SAVE TO MY LIBRARY
GET CITATION
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Oxides
Plasma
Reactive ion etching
Etching
Optical lithography
Polymers
Scanning electron microscopy
RELATED CONTENT
Subscribe to Digital Library
Receive Erratum Email Alert
Back to Top