Presentation + Paper
20 March 2019 CFET standard-cell design down to 3Track height for node 3nm and below
S. M. Y. Sherazi, J. K. Chae, P. Debacker, L. Matti, D. Verkest, A. Mocuta, R. H. Kim, A. Spessot, A. Dounde, J. Ryckaert
Author Affiliations +
Abstract
Advanced technology nodes are based on nFET and pFET fins, which are fabricated on the same Silicon level of the wafer. However, in a complimentary FET (CFET) technology the nFET and pFET devices are stacked on top of each other [1]. This provides a significant area reduction mainly driven by a simplified transistor terminal access and the removal of the lateral physical separation between the two transistors. The combination of the CFET with buried power rails can reduce the track height of the cells and the elusive 3 Track standard cell is seen to be a possibility.
Conference Presentation
© (2019) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
S. M. Y. Sherazi, J. K. Chae, P. Debacker, L. Matti, D. Verkest, A. Mocuta, R. H. Kim, A. Spessot, A. Dounde, and J. Ryckaert "CFET standard-cell design down to 3Track height for node 3nm and below", Proc. SPIE 10962, Design-Process-Technology Co-optimization for Manufacturability XIII, 1096206 (20 March 2019); https://doi.org/10.1117/12.2514571
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Transistors

Metals

Logic

Nanowires

Standards development

Field effect transistors

Fin field effect transistors

Back to Top