Paper
13 March 2018 EUV via hole pattern fidelity enhancement through novel resist and post-litho plasma treatment
Hidetami Yaegashi, Kyohei Koike, Carlos Fonseca, Fumiko Yamashita, Kumar Kaushik, Shinya Morikita, Kiyohito Ito, Shota Yoshimura, Vadim Timoshkov, Mark Maslow, Tae Kwon Jee, Liesbeth Reijnen, Peter Choi, Mu Feng, Chris Spence, Stijn Schoofs
Author Affiliations +
Abstract
Extreme UV(EUV) technology must be potential solution for sustainable scaling, and its adoption in high volume manufacturing(HVM) is getting realistic more and more. This technology has a wide capability to mitigate various technical problem in Multi-patterning (LELELE) for via hole patterning with 193-i. It induced local pattern fidelity error such like CDU, CER, Pattern placement error. Exactly, EUV must be desirable scaling-driving tool, however, specific technical issue, named RLS (Resolution-LER-Sensitivity) triangle, obvious remaining issue. In this work, we examined hole patterning sensitizing (Lower dose approach) utilizing hole patterning restoration technique named “CD-Healing” as post-Litho. treatment.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hidetami Yaegashi, Kyohei Koike, Carlos Fonseca, Fumiko Yamashita, Kumar Kaushik, Shinya Morikita, Kiyohito Ito, Shota Yoshimura, Vadim Timoshkov, Mark Maslow, Tae Kwon Jee, Liesbeth Reijnen, Peter Choi, Mu Feng, Chris Spence, and Stijn Schoofs "EUV via hole pattern fidelity enhancement through novel resist and post-litho plasma treatment", Proc. SPIE 10586, Advances in Patterning Materials and Processes XXXV, 1058605 (13 March 2018); https://doi.org/10.1117/12.2297661
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Extreme ultraviolet

Optical lithography

Plasma treatment

Stochastic processes

Extreme ultraviolet lithography

Photomasks

System on a chip

RELATED CONTENT


Back to Top