Regular Articles

Design of a pseudo-log image transform hardware accelerator in a high-level synthesis-based memory management framework

[+] Author Affiliations
Shahzad Ahmad Butt

Politecnico di Torino, Microelectronics Group, Department of Electronics and Telecommunications, 24 Corso Duca Degli Abruzzi, 10129 Torino, Italy

Stéphane Mancini

TIMA Laboratory (CNRS/UJF/Grenoble INP), 46 Felix Viallet, 38031 Grenoble, France

Frédéric Rousseau

TIMA Laboratory (CNRS/UJF/Grenoble INP), 46 Felix Viallet, 38031 Grenoble, France

Luciano Lavagno

Politecnico di Torino, Microelectronics Group, Department of Electronics and Telecommunications, 24 Corso Duca Degli Abruzzi, 10129 Torino, Italy

J. Electron. Imaging. 23(5), 053012 (Sep 23, 2014). doi:10.1117/1.JEI.23.5.053012
History: Received November 25, 2013; Revised July 17, 2014; Accepted August 19, 2014
Text Size: A A A

Abstract.  The pseudo-log image transform belongs to a class of image processing kernels that generate memory references which are nonlinear functions of loop indices. Due to the nonlinearity of the memory references, the usual design methodologies do not allow efficient hardware implementation for nonlinear kernels. For optimized hardware implementation, these kernels require the creation of a customized memory hierarchy and efficient data/memory management strategy. We present the design and real-time hardware implementation of a pseudo-log image transform IP (hardware image processing engine) using a memory management framework. The framework generates a controller which efficiently manages input data movement in the form of tiles between off-chip main memory, on-chip memory, and the core processing unit. The framework can jointly optimize the memory hierarchy and the tile computation schedule to reduce on-chip memory requirements, to maximize throughput, and to increase data reuse for reducing off-chip memory bandwidth requirements. The algorithmic C++ description of the pseudo-log kernel is profiled in the framework to generate an enhanced description with a customized memory hierarchy. The enhanced description of the kernel is then used for high-level synthesis (HLS) to perform architectural design space exploration in order to find an optimal implementation under given performance constraints. The optimized register transfer level implementation of the IP generated after HLS is used for performance estimation. The performance estimation is done in a simulation framework to characterize the IP with different external off-chip memory latencies and a variety of data transfer policies. Experimental results show that the designed IP can be used for real-time implementation and that the generated memory hierarchy is capable of feeding the IP with a sufficiently high bandwidth even in the presence of long external memory latencies.

Figures in this Article
© 2014 SPIE and IS&T

Citation

Shahzad Ahmad Butt ; Stéphane Mancini ; Frédéric Rousseau and Luciano Lavagno
"Design of a pseudo-log image transform hardware accelerator in a high-level synthesis-based memory management framework", J. Electron. Imaging. 23(5), 053012 (Sep 23, 2014). ; http://dx.doi.org/10.1117/1.JEI.23.5.053012


Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

PubMed Articles
Use, Storage, and Disposal of Electronic Equipment in Switzerland. Environ Sci Technol Published online Mar 28, 2017;
Advertisement
  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.