KEYWORDS: Signal detection, Overlay metrology, Metrology, Logic, Scanning electron microscopy, Etching, Yield improvement, Optical metrology, Inspection, Front end of line
In advanced logic nodes, edge placement error (EPE) budget becomes tighter. Such budget needs to account for items that were nearly negligible before FinFET era, such as rule-based etch bias error or overlay metrology to device (MTD) bias. Some of the new challenges are overlay metrology error due to process induced mark asymmetry, after Etch Inspection (AEI) pattern shift and aberration induced overlay difference between mark and device, all summarized as Metrology to Device bias. YieldStar In-Device Metrology (YS IDM) addresses device-like metrology and real AEI overlay, but in principle might suffer from process asymmetry. In this work we measure ASML Self Reference (ASR) targets by IDM. We use the detected IDM signal to quantify and address for the first time the asymmetry of the printed marks containing device-like structures on FEOL with respect to reference tool. Two main findings characterize this work:
- IDM has the capability to identify overlay and tilt signal from a multi-wavelength signal. Scanning electron microscopy (SEM) is a different metrology tool which, to our best knowledge, is instead detecting the two signals as one, without separating them. Overlay and tilt signals identified by IDM can be combined in order to match to SEM
- The relative amount of overlay and tilt carried by the IDM signal shows a monotonic and continuous wavelength dependency.
These findings increase the understanding of the delta IDM to SEM method, improving the matching between the two. The separation of overly and tilt allows to distinguish which part of the process is causing a certain fingerprint, as tilt is purely driven by non-litho processes. In addition, the combination of overlay and tilt metrology allows improved correlation of the detected AEI signal to yield, and the definition of KPIs for smaller MTD fingerprint. Finally, IDM provides the possibility to keep throughput benefits of optical metrology while overcoming the robustness challenges
Multilayer stack height in 3DNAND has reached the limit of the aspect ratio that etch technologies can cost-effectively achieve. The solution to achieve further bit density scaling is to build the stack in two tiers, each etched separately. While lowering the requirements on etch aspect ratio, stacking two tiers introduces a critical overlay at the interface between the stacks. Due to the height of each stack, stress- or etch-induced tilt in the channel holes is translated into overlay. Characterizing and controlling the resulting complex overlay fingerprints requires dense and frequent overlay metrology. The familiar electron beam metrology after etch-back (DECAP) is destructive and therefore too slow and expensive for frequent measurements. This paper will introduce a fast, accurate & robust data-driven method for In Device Overlay Metrology (IDM) on etched 3DNAND devices by making use of specially designed recipe setup targets. Also, potential applications for process control improvement will be demonstrated.
In this work a novel machine learning algorithm is used to calculate the after etch overlay of the memory holes in a 3DNAND device based on OCD metrology by YieldStar S1375. It is shown that the method can distinguish the overlay signals from the process induced signals in the acquired pupil image and therefore, enables for an overlay metrology approach which is highly robust to process variations. This metrology data is used to characterize and correct the process induced intra-die stress and the DUV scanner application fingerprint.
This paper demonstrates the improvement using the YieldStar S-1250D small spot, high-NA, after-etch overlay in-device measurements in a DRAM HVM environment. It will be demonstrated that In-device metrology (IDM) captures after-etch device fingerprints more accurately compared to the industry-standard CDSEM. Also, IDM measurements (acquiring both CD and overlay) can be executed significantly faster increasing the wafer sampling density that is possible within a realistic metrology budget. The improvements to both speed and accuracy open the possibility of extended modeling and correction capabilities for control. The proof-book data of this paper shows a 36% improvement of device overlay after switching to control in a DRAM HVM environment using indevice metrology.
Hugo Cramer, Baukje Wisse, Stefan Kruijswijk, Thomas Theeuwes, Yi Song, Wei Guo, Alok Verma, Rui Zhang, Yvon Chai, Sharon Hsu, Rahul Khandelwal, Giacomo Miceli, Steven Welch, Kyu-Tae Sun, Taeddy Kim, Jin-Moo Byun, Sang-Hoon Jung, Moo-Young Seo, Hyun-Sok Kim, Dong-Gyu Park, Jong-Mun Jeong
The high-NA angle-resolved scatterometer YieldStar 1250D, with a small 12x12μm2 inspection area, has been used to inspect CD variation After Develop (ADI) and After Partition/Final Etch (APEI/AFEI) on various layers and features of a HVM DRAM process. During recipe set-up, CD-SEM data were used to verify full recipe quality. The high sampling density enabled by the small inspection area and high speed of the YieldStar angle-resolved scatterometer could be used to reveal various kinds of CD variations. An intra-field control-loop with scanner dose corrections was tested, using very dense ADI and APEI measurements, 400ppf, 4fields. This strategy demonstrated a 21% improvement in intra-field CDU, in line with expectations from predictions. Inter-field control loops with different strategies have been simulated for APEI CD control. To capture all variations in the inter-field fingerprints a dense sampling, 24ppf full wafer, in combination with a dynamic, context-based control strategy, appeared to be necessary. An improvement of 30% of the wafer CDU (excluding the intra-field) is feasible. For the Self-Aligned Double Patterning process, essential for the dense DRAM cells, the CD variation at APEI contributes to pitch-walking at final etch. Pitch walking is an alternating OV error, therefore these control strategies will also contribute to improvement of the OV control budget.
Spacer multi patterning process continues to be a key enabler of future design shrinks in DRAM and NAND process flows. Improving Critical Dimension Uniformity (CDU) for main features remains high priority for multi patterning technology and requires improved metrology and control solutions.
In this paper Spacer Patterning Technology is evaluated using an angle resolved scatterometry tool for both intra field control of the core CD after partition etch (S1) and interfield pitch-walking control after final etch (S1-S2). The intrafield measurements were done directly on device using dense sampling. The inter-field corrections were based on sparse full wafer measurements on biased OCD targets. The CDU improvement after partition-etch was verified by direct scatterometer and CD-SEM measurement on device. The final etch performance across wafer was verified with scatterometer on OCD target.
The scatterometer metrology in combination with the control strategy demonstrated a consistent CDU improvement of core (S1) intrafield CD after partition etch between 23-39% and 47-53% on interfield pitch-walking (S1-S2) after final etch. To confirm these improvements with CD-SEM, oversampling of more than 16 times is needed compared to scatterometer.
Based on the results it is concluded that scatterometry in combination with the evaluated metrology and control strategy in principle qualifies for a spacer process CDU control loop in a manufacturing environment.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.