Dual damascene technique has been widely applied to IC device fabrication in copper interconnect
process. For traditional via-first dual damascene application, a fill material is first employed to fill via to protect
over-etching and punch-through of the bottom barrier layer during the trench-etch process. Etch-back process is then
applied to remove excess overfill thickness and maintain a greater planar topography. To get better CD control, a thin
organic BARC is finally coated to reduce reflectivity for trench patterning but not in this study. It is a multi-step and
costly dual damascene process. In this study, a new gap-filling BARC material with good via fill and light
absorption features was adopted to explore the via-first dual damascene process by skipping etch-back and BARC
coating steps. The results show not only the reduction of process cycle time and cost saving but also the CP yield
improvement based on data from pilot production of 0.11/0.13 μm logic device.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.