PROCEEDINGS OF SPIE

Design for Manufacturability through Design-Process Integration IV

Michael L. Rieger Joerg Thiele Editors

24–25 February 2010 San Jose, California, United States

Sponsored by SPIE

Cooperating Organization SEMATECH Inc. (United States)

Published by SPIE

Volume 7641

Proceedings of SPIE, 0277-786X, v. 7641

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in Design for Manufacturability through Design-Process Integration IV, edited by Michael L. Rieger, Joerg Thiele, Proceedings of SPIE Vol. 7641 (SPIE, Bellingham, WA, 2010) Article CID Number.

ISSN 0277-786X ISBN 9780819480552

Published by **SPIE** P.O. Box 10, Bellingham, Washington 98227-0010 USA Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445 SPIE.org

Copyright © 2010, Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/10/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.



SPIEDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID number.

Contents

vii Conference Committee

SESSION 1 DFM/DPI KEYNOTE SESSION

7641 04 Application of the cost-per-good-die metric for process design co-optimization (Keynote Paper) [7641-02] T. Jhaveri, Carneaie Mellon Univ. (United States) and PDF Solutions, Inc. (United States):

Jnaveri, Carnegie Mellon Univ. (United States) and PDF Solutions, Inc. (United States);
 V. Arslan, Carnegie Mellon Univ. (United States);
 V. Rovner, A. Strojwas, L. Pileggi, Carnegie Mellon Univ. (United States) and PDF Solutions, Inc. (United States)

- 7641 05 Taming the final frontier of optical lithography: design for sub-resolution patterning (Keynote Paper) [7641-03]
 L. Liebmann, IBM Corp. (United States); J. Kye, GLOBALFOUNDRIES Inc. (United States);
 B.-S. Kim, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); L. Yuan, GLOBALFOUNDRIES (Singapore); J.-P. Geronimi, STMicroelectronics (France)
- 7641 06 Realizing a 45-nm system on chip in the age of variability (Keynote Paper) [7641-04]
 L. Le Cam, NXP Semiconductors (Netherlands); A. Appleby, NXP Semiconductors (United Kingdom); P. Hurat, Cadence Design Systems, Inc. (United States); B. Carpentier, Cadence Design Systems (France); K.-H. Chen, N. Verghese, Cadence Design Systems, Inc. (United States)

SESSION 2 DESIGN AND LITHOGRAPHY CO-OPTIMIZATION

- Joint-optimization for SRAM and logic for 28nm node and below [7641-05]
 S. Verhaegen, IMEC (Belgium); M. C. Smayling, Tela Innovations, Inc. (United States);
 P. De Bisschop, B. Laenens, IMEC (Belgium)
- 7641 08 Layout pattern minimization for next-generation technologies [7641-06] T. Jhaveri, A. J. Strojwas, Carnegie Mellon Univ. (United States)
- 7641 09 16nm with 193nm immersion lithography and double exposure [7641-07]
 V. Axelrad, Sequoia Design Systems, Inc. (United States); M. C. Smayling, Tela Innovations, Inc. (United States)
- 7641 0A Exploring complex 2D layouts for 22nm node using double patterning/double etch approach for trench levels [7641-08]
 S. W. Jessen, S. L. Prins, J. W. Blatchford, Texas Instruments Inc. (United States); B. W. Dillon, C. J. Progler, Photronics, Inc. (United States)

3D physical modeling for patterning process development [7641-09]
 C. Sarma, Infineon Technologies NA (United States); A. Abdo, T. Bailey, IBM Microelectronics (United States); W. Conley, Freescale Semiconductor, Inc.(United States); D. Dunn, IBM Microelectronics (United States); S. Marokkey, Infineon Technologies NA (United States); M. Talbi, IBM Microelectronics (United States)

SESSION 3 DESIGNING FOR MANUFACTURING UNCERTAINTY

- 7641 0C Systematic failure debug and defective pattern extraction for FPGA product yield improvement [7641-10]
 C. Chen, J. W. Zhao, Xilinx, Inc. (United States); P. Zhang, R. Y. Xu, Anchor Semiconductor, Inc. (United States)
- Modeling and characterization of contact-edge roughness for minimizing design and manufacturing variations in 32-nm node standard cell [7641-11]
 Y. Ban, The Univ. of Texas at Austin (United States); Y. Ma, H. J. Levinson, Y. Deng, J. Kye, GLOBALFOUNDRIES Inc. (United States); D. Z. Pan, The Univ. of Texas at Austin (United States)
- 7641 OE **Process sizing aware flow for yield calculation** [7641-12] C.-M. Yuan, Freescale Semiconductor, Inc. (United States)
- 7641 OF **Foundry verification of IP and incoming designs for manufacturing variability** [7641-13] L.-F. Chang, J. Fu, J. Yang, E. Zou, Semiconductor Manufacturing International Corp. (China); P. Hurat, N. Verghese, Cadence Design Systems, Inc. (United States); H. Ding, Cadence Design Systems, Inc. (China)
- 7641 0G **45nm transistor variability study for memory characterization** [7641-14] K. Qian, C. J. Spanos, Univ. of California, Berkeley (United States)
- 7641 0H Variability aware timing models at the standard cell level [7641-15] E. Y. Chin, C. S. Levy, A. R. Neureuther, Univ. of California, Berkeley (United States)

SESSION 4 ELECTRICAL DFM

- 7641 0J **Measurement and optimization of electrical process window** [7641-17] T.-B. Chan, A. A. Kagalwalla, P. Gupta, Univ. of California, Los Angeles (United States)
- 7641 OK Development of a design intent extraction flow for mask manufacturing [7641-18]
 K. Kato, M. Endo, T. Inoue, M. Yamabe, Association of Super-Advanced Electronics Technologies (Japan); S. Nakatake, Kitakyushu Univ. (Japan)
- 7641 OL Design intention application to tolerance-based manufacturing system [7641-19]
 S. Kobayashi, S. Tanaka, S. Kyoh, S. Maeda, M. Kajiwara, S. Inoue, Toshiba Corp. (Japan);
 K. Nakamae, Osaka Univ. (Japan)
- 7641 0N **45nm-generation parameter-specific ring oscillator monitors** [7641-21] L. T.-N. Wang, N. Xu, T.-J. K. Liu, A. R. Neureuther, Univ. of California, Berkeley (United States)

SESSION 5 LAYOUT VERIFICATION AND OPTIMIZATION

- 7641 00 A kernel-based DFM model for process from layout to wafer [7641-22]
 Y. Yang, Z. Shi, L. Sun, Zhejiang Univ. (China); Y. Chen, Anchor Semiconductor, Inc. (United States); Z. Hu, Zhejiang Univ. (China)
- 7641 OP Stat-LRC: statistical rules check for variational lithography [7641-23] A. Sreedhar, S. Kundu, Univ. of Massachusetts Amherst (United States)
- 7641 0Q DRCPlus in a router: automatic elimination of lithography hotspots using 2D pattern detection and correction [7641-25]
 J. Yang, N. Rodriguez, Advanced Micro Devices, Inc. (United States); O. Omedes, F. Gennari, Y.-C. Lai, V. Mankad, Cadence Design Systems, Inc. (United States)

SESSION 6 RESTRICTIVE AND PRESCRIPTIVE DESIGN METHODOLOGIES

- 7641 OR Demonstrating the benefits of template-based design-technology co-optimization [7641-26]
 L. Liebmann, J. Hibbeler, N. Hieter, IBM Corp. (United States); L. Pileggi, T. Jhaveri, M. Moe, V. Rovner, PDF Solutions, Inc. (United States)
- 7641 0S The role of strong phase shift masks in Intel's DFM infrastructure development [7641-27] R. Schenker, V. Singh, Y. Borodovsky, Intel Corp. (United States)
- 7641 0T Decomposition strategies for self-aligned double patterning [7641-28]
 Y. Ma, GLOBALFOUNDRIES Inc. (United States); J. Sweis, Cadence Design Systems, Inc. (United States); C. Bencher, H. Dai, Y. Chen, Applied Materials, Inc. (United States); J. P. Cain, Y. Deng, J. Kye, H. J. Levinson, GLOBALFOUNDRIES Inc. (United States)
- 7641 0U **Towards nanoimprint lithography-aware layout design checking** [7641-29] H. Taylor, D. Boning, Massachusetts Institute of Technology (United States)
- V Using a highly accurate self-stop Cu-CMP model in the design flow [7641-30]
 K. Izuha, Sony Corp. (Japan); T. Sakairi, S. Shibuki, Sony Semiconductor Kyushu Corp. (Japan); M. Bora, O. Hatem, R. Ghulghazaryan, N. Strecker, J. Wilson, Mentor Graphics Corp. (United States); N. Takeshita, Mentor Graphics Japan Co., Ltd. (Japan)
- 7641 0W Improving copper CMP topography by dummy metal fill co-optimizing electroplating and CMP planarization [7641-31] L.-F. Chang, Z. Fan, D. Lu, A. Bao, Semiconductor Manufacturing International Corp. (China)

POSTER SESSION

7641 0X Library-based performance-based OPC [7641-32] S.-H. Teh, C.-H. Heng, A. Tay, National Univ. of Singapore (Singapore)

7641 OY Tracking of design related defects hidden by random defectivity in production environment [7641-33]

J. C. Le Denmat, V. Charbois, L. Tetar, M. C. Luche, G. Kerrien, F. Robert, E. Yesilada, F. Foussadier, STMicroelectronics (France); L. Couturier, Applied Materials France (France); L. Karsenti, M. Geshel, Applied Materials Israel (Israel)

 Device performances analysis of standard-cells transistors using silicon simulation and build-in device simulation [7641-35]
 E. Shauly, Tower Semiconductor Ltd. (Israel) and Technion-Israel Institute of Technology (Israel); A. Parag, Tower Semiconductor Ltd. (Israel); U. Krispil, Mentor Graphics Corp. (Israel); I. Rotstein, Tower Semiconductor Ltd. (Israel)

7641 11 Detection of OPC conflict edges through MEEF analysis [7641-36] L.-F. Chang, C.-I. Choi, Semiconductor Manufacturing International Corp. (China); G. Cheng, A. Vikram, G. Zhang, Anchor Semiconductor, Inc. (China); B. Su, Anchor Semiconductor, Inc. (United States)

- Practical use of the repeating patterns in mask writing [7641-37]
 M. Shoji, T. Inoue, M. Yamabe, Association of Super-Advanced Electronics Technologies (Japan)
- 7641 13 **EM calibration based on post OPC layout analysis** [7641-38] A. Sreedhar, S. Kundu, Univ. of Massachusetts Amherst (United States)
- 7641 14 OPC on a single desktop: a GPU-based OPC and verification tool for fabs and designers [7641-39]
 I. Torunoglu, A. Karakas, E. Elsen, C. Andrus, B. Bremen, P. Thoutireddy, Gauda Inc. (United States)
- A GPU-based full-chip inverse lithography solution for random patterns [7641-40]
 I. Torunoglu, A. Karakas, E. Elsen, C. Andrus, B. Bremen, B. Dimitrov, J. Ungar, Gauda Inc. (United States)
- Ine width roughness effects on device performance: the role of the gate width design [7641-41]
 V. Constantoudis, E. Gogolides, G. P. Patsis, National Ctr. for Scientific Research Demokritos (Greece)

Author Index

Conference Committee

Symposium Chair

Christopher J. Progler, Photronics, Inc. (United States)

Symposium Cochair

Donis G. Flagello, Nikon Research Corporation of America (United States)

Conference Chair

Michael L. Rieger, Synopsys, Inc. (United States)

Conference Cochair

Joerg Thiele, Consultant (Germany)

Program Committee

Juan-Antonio Carballo, IBM Corporation (United States) Lars W. Liebmann, IBM Corporation (United States) Mark E. Mason, Texas Instruments Inc. (United States) Vivek Singh, Intel Corporation (United States) John L. Sturtevant, Mentor Graphics Corporation (United States) Alfred K. Wong, Consultant (United States)

Session Chairs

- DFM/DPI Keynote Session
 Michael L. Rieger, Synopsys, Inc. (United States)
 Vivek Singh, Intel Corporation (United States)
- Design and Lithography Co-optimization
 Vivek Singh, Intel Corporation (United States)
 Lars W. Liebmann, IBM Corporation (United States)
- Designing for Manufacturing Uncertainty
 Lars W. Liebmann, IBM Corporation (United States)
 John L. Sturtevant, Mentor Graphics Corporation (United States)
- 4 Electrical DFM John L. Sturtevant, Mentor Graphics Corporation (United States) Juan-Antonio Carballo, IBM Corporation (United States)

- Layout Verification and Optimization
 Juan-Antonio Carballo, IBM Corporation (United States)
 Mark E. Mason, Texas Instruments Inc. (United States)
- Restrictive and Prescriptive Design Methodologies
 Mark E. Mason, Texas Instruments Inc. (United States)
 Michael L. Rieger, Synopsys, Inc. (United States)

Poster Session Joerg Thiele, Consultant (Germany)