



Metrology, Inspection, and Process Control for Microlithography XXX, edited by Martha I. Sanchez, Vladimir A. Ukrainstev Proc. of SPIE Vol. 9778, 977802 · © 2016 SPIE · CCC code: 0277-786X/16/\$18 · doi: 10.1117/12.2225538























































5) Metrology: >30% improved wafer edge overlay on Memory process stack using integrated and diffraction-based overlay metrology, fingerprint capturing and sampling optimization ASML				
	Full wafer X / Y Overlay (m+3σ)		Wafer Edge X / Y Overlay (m+3σ)	
Control mode	Stand Alone Image Based Overlay standard sampling	Stand Alone/ Integrated Diffraction Based Overlay & sampling optimization	Stand Alone Image Based Overlay standard sampling	Stand Alone/ Integrated Diffraction Based Overlay & sampling optimization
Layer A	2.7 / 4.5	2.7 / 2.9 (IM)	3.2 / 3.6	3.2 / 3.5 (IM)
Layer B	3.6 / 4.6	2.9 / 4.1 (SA)	3.7 / 5.1	2.5 / 3.2 (SA)
5 30%				













## Content

 43 years overlay metrology in microlithography, how did we get here ASML Public Slide 37 February 2016

- · Holistic Lithography; where are we today
- The future of Holistic lithography, where are we going
  - Sampling optimization
  - Target design and recipe optimization
  - Pattern fidelity
- Summary



































