

**ASML**

## Holistic lithography and metrology's importance in driving patterning fidelity

SPIE Advanced Lithography Symposium, Metrology, Inspection and Process Control XXX,  
San Jose, 22 February 2016

Martin van den Brink, President and Chief Technology Officer


### Content

**ASML**

Public  
Slide 2  
February 2016

- 43 years overlay metrology in microlithography:  
How did we get here?
  - Stepper metrology improvements
  - Improved correction potential
  - Extend feedback loop outside stepper
- Holistic Lithography: where we are today
- The future of Holistic lithography: where we are going
- Summary


# 43 years overlay: 3 orders of magnitude down<sup>1</sup>



<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down<sup>1</sup>


1973: Introducing the first 1:1 wafer stepper, ~0,5 μm overlay



Daniel P. Burbank, "The near impossibility of making a micro chip" in Invention & Technology, fall 1999, A. Offner, New Concepts in Projection Mask Aligners, Opt. Eng. 14(2), 142130 (Apr 01, 1975).


<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down<sup>1</sup>



<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015



# 43 years overlay: 3 orders of magnitude down<sup>1</sup>



<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, Steppers<sup>1</sup>

## 1979: 4-parameter reticle to wafer diffraction-based alignment



S. Wittekoek, "Step and repeat imaging", Proc. SPIE vol. 334, Optical microlithography I, march, 1982, Gijs Bouwhuis, Stefan Wittekoek, "Automatic Alignment system for optical projection printing", IEEE transactions on electron devices, vol. ED-26, no. 4, April 1979, p 723-728,

<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, Steppers<sup>1</sup>

## 1986: 8-parameter alignment





Fig. 3 Simplified scheme of the new dual alignment scheme.




Fig. 4 Detailed scheme of the new dual alignment scheme.

M.A. Van den Brink, H.F.D.Linders, S.Wittekoek, "Direct referencing automatic two-points reticle to wafer alignment using a projection column servo system", Proc. SPIE vol. 633, Optical microlithography V, march, 1986.


<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, Steppers<sup>1</sup>


## 1987-97: Increased correctables on step and scan

**ASML**

Public  
Slide 9  
February 2016



The small Step and Scan slit enabled imaging and overlay adjustments on millimeter level by adjusting dose, aberration and slit position during scanning




Buckley, C Karatzas, "Step and scan, a system overview of a new lithography tool," Proc. SPIE vol 1088, Optical laser lithography II, march 1989, M.van den Brink, H.Jasper, S.Slonaker, P.van Wijnhoven, Frans Klaassen, "Step and Scan and Step and Repeat, a technology comparison" Proc. SPIE vol. 2726, Symposium on Micro lithography IX, march 1996

# 43 years overlay: 3 orders of magnitude down, Steppers<sup>1</sup>

## 2000: Multi-color alignment increased process robustness

**ASML**



Public  
Slide 10  
February 2016



Frank Bornebroek; Jaap Burghoorn; James S. Greeneich; Henry J. L. Megens; Danu Satriasaputra; Geert Simons; Sunny Stalnakar; Bert Koek, "Overlay performance in advanced process," Proc.SPIE vol.4000, Optical Microlithography XIII, Feb 2000


<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, Steppers<sup>1</sup> 2001: Increased metrology time at higher productivity using dual stage





Dry: B.Sluijk, et al, "Performance results of a new generation of 300 mm lithography systems", Proc. SPIE vol, 4346, Optical Microlithography XIV, February 2001

Wet: J Mulkens at all, "ArF immersion lithography using Twinscan technology", Proc. SPIE vol. 5645, Advanced Microlithography Technologies, February 2005



# 43 years overlay: 3 orders of magnitude down, Steppers<sup>1</sup> 2007: Small process-compatible alignment markers by self-referencing




M. Miyasaki, H.Saito, T.Tamura, T.Uchiyama, P.Hinnen, H.W.Lee, M.van Kemenade, M.Shahrjerdy, R.van Leeuwen, "The application of SMASH alignment system for 65-55 nm logic devices. Proc. SPIE vol. 6518, Metrology, inspection and process control for microlithography XXI February 2007, A den Boef, "Optical wafer metrology sensors for process-robust CD and overlay control in semiconductor device manufacturing", Surf. Topogr.: Metrol. Prop. 4 (2016) 023001

<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, corrections<sup>1</sup>



User-definable correction capability increased ~4 orders of magnitude



<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, corrections

1979: Manual stepper setup using verniers on reduction steppers




- KEY:
- 1. REDUCTION VERNIERS [TYPICAL]
  - 2. PRECISION / REGISTRATION VERNIERS
  - 3. ROTATION VERNIERS [TYPICAL]
  - 4. RETICLE ALIGNMENT MARKS [TYPICAL]
  - 5. DISTORTION VERNIERS [TYPICAL]
  - 6. WAFER ALIGNMENT KEYS [TYPICAL]
  - 7. RESOLUTION TARGET [TYPICAL]

William. C. Schneider, "Testing The Mann Type 4800DSW™ Wafer Stepper", Proc. SPIE vol. 0174, Developments in Semiconductor Microlithography IV, April, 1979

#User selectable litho corrections

# 43 years overlay: 3 orders of magnitude down, corrections<sup>1</sup>


## 1982: 8-parameter stepper overlay setup model



<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, corrections

## 1988: 25-parameter automatic alignment setup






# 43 years overlay: 3 orders of magnitude down, corrections

## 1993: i-line to DUV automated 99-parameter 8-machine matching setup

**ASML**

Public  
Slide 17  
February 2016




Martin A. van den Brink; Chris G. M. de Mol; Judon M. D. Stoeldraijer, "Matching of multiple-wafer steppers for 0.35-μm lithography using advanced optimization schemes", Proc. SPIE vol.1926, Integrated Circuit Metrology, Inspection, and Process Control VII, February, 1993

# 43 years overlay: 3 orders of magnitude down, corrections<sup>1</sup>

## 2007: 20-parameter higher-order user-definable corrections per field

**ASML**

Public  
Slide 18  
February 2016




Michiel Kupers; Dongsuh Choi; Boris Habets; Geert Simons; Erik Wallerbos, "Non-linear methods for overlay control", Proc. SPIE vol. 6518, Metrology, Inspection, and Process Control for Microlithography XXI, Feb, 2007

<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, feedback<sup>1</sup>


## 1993: Stepper external feedback control



<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, feedback

## 2000: Stepper advanced process control




# 43 years overlay: 3 orders of magnitude down, feedback<sup>1</sup>

## 2008: Litho feedforward and feedback control

ASML

Public  
Slide 21  
February 2016



Martin van den Brink, "Holistic Lithography, wafer and computational lithography, layout and variability control", SPIE 6924 Optical Microlithography XXI, march 2008

<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

# 43 years overlay: 3 orders of magnitude down, feedback<sup>1</sup>

## 2012: Small target design allowing on-product targets

ASML

Public  
Slide 22  
February 2016




Figure 1. (a) The diffraction efficiencies of the diffracted orders from stacked gratings are a function of the overlay, (b) an example of a  $10 \times 10 \mu\text{m}^2$  on a  $16 \times 16 \mu\text{m}^2$  target with 4 stacked gratings for x- and y-overlay metrology, and (c) the lithographic exposure steps for 1<sup>st</sup> and 2<sup>nd</sup> layer showing both a dense structure without open area's, with compatibility to product structures enhanced by sub-segmentation (enlargement).


Henk-Jan H. Smilde; Arie den Boef; Michael Kubis; Martin Jak; Mark van Schijndel; Andreas Fuchs; Maurits van der Schaar; Steffen Meyer; Stephen Morgan; Jon Wu; Vincent Tsai; Cathy Wang; Kaustuve Bhattacharyya; Kai-Hsiung Chen; Guo-Tsai Huang; Chih-Ming Ke; Jacky Huang, "Evaluation of a novel ultra small target technology supporting on-product overlay measurements" Proc. SPIE vol. 8324, Metrology, Inspection, and Process Control for Microlithography XXVI, feb 2012

<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

## 43 years overlay: 3 orders of magnitude down<sup>1</sup>

ASML

Public  
Slide 23  
February 2016



<sup>1</sup>Overlay data from projection lithography systems presented in SPIE publications 1973 - 2015

## Content

ASML


Public  
Slide 24  
February 2016

- 43 years overlay metrology in microlithography: How did we get here?
- Holistic Lithography: where we are today
- The future of Holistic lithography: where we are going
- Summary

# ASML holistic lithography: 6 competences

**ASML**


Public  
Slide 25  
February 2016



## 1) Advanced Lithography: significantly improved on critical parameters both for immersion as well EUV

**ASML**

Public  
Slide 26  
February 2016



## 2) Metrology: boosts performance and productivity

Increase metrology accuracy, cut cost of metrology by a factor of 4

**ASML**

Public  
Slide 27  
February 2016



### Sensor

- New sensor architecture optimized for dedicated High NA  $\mu$ DBO/F detection branch
- Higher  $\mu$ DBO/F magnification
- Parallel 1<sup>st</sup> order wedge acquisition allowing for High performance / high throughput mode

### Illumination

- Increased source power
- Extension to higher wavelength
- Variable spot size selection

	YieldStar 250	YieldStar 350
Application	Detection NA	0.4 NA
	Wavelength	425 – 780nm
Productivity	Spot size	25 $\mu$ m Spot size
	Measurement time	0.35s
	Maximum sampling	3000pts / lot


	YieldStar 250	YieldStar 350
Application	Detection NA	0.9 NA
	Wavelength	425 – 885nm
Productivity	Spot size	37 $\mu$ m Spot size
	Measurement time	0.2s
	Maximum sampling	12000pts / lot

## 3) Computational Lithography: Robust modeling capability

Negative Tone Development (NTD) resist with physical modeling accuracy improved 59%

**ASML**


Public  
Slide 28  
22 February 2016



Physical NTD resist model accounts for 3 dimensional shrink impacting 2D OPC accuracy

Empirical NTD resist model does not capture 3 dimensional shrink impact

Model error (simulated CD – wafer CD) comparison between empirical NTD model and physical resist shrinkage model




## 4) Process Window Enhancement: EUV optimization over an increasingly large parameter space improves window 27%

ASML


Public  
Slide 29  
February 2016

	Illumination Pupil	CDU (nm)	Pattern placement error (nm)	2x Line Edge Roughness (nm)	Total EPE (nm)	Simulated contour
POR Quasar 25		1.4	1.0	3.9	4.3	
		-21%	-20%	-13%	-14%	
SMO		1.1	0.8	3.4	3.7	

$$\text{Total EPE} = ((\text{CDU})^2 + (\text{PPE})^2 + (2 \times \text{LER})^2)^{1/2}$$



27% improvement in total process window based on all 3 metrics: CDU, pattern placement and LER.




EPE: Edge Placement Error determined by combination of CD, pattern placement and Line Edge Roughness

## 5) Metrology: >30% improved wafer edge overlay on Memory process stack using integrated and diffraction-based overlay metrology, fingerprint capturing and sampling optimization


ASML

Public  
Slide 30  
February 2016

Control mode	Full wafer X / Y Overlay (m+3σ)		Wafer Edge X / Y Overlay (m+3σ)	
	Stand Alone Image Based Overlay standard sampling	Stand Alone/ Integrated Diffraction Based Overlay & sampling optimization	Stand Alone Image Based Overlay standard sampling	Stand Alone/ Integrated Diffraction Based Overlay & sampling optimization
Layer A	2.7 / 4.5	2.7 / 2.9 (IM)	3.2 / 3.6	3.2 / 3.5 (IM)
Layer B	3.6 / 4.6	2.9 / 4.1 (SA)	3.7 / 5.1	2.5 / 3.2 (SA)




>30%



## 6) Process Window Detection: Engineering efficiency improvement by computational assisted alignment marker, recipe and sampling scheme optimization

ASML

Public  
Slide 31  
February 2016



<sup>1</sup>YS Kim, Y.S.hwang, M.R.Jung, J. H. Yoo, W.T.Kwon, K.Ryan, P.Tuffy, Y. Zhang, S.Park, N.L.Oh, C.Park, M.Shahrjerdy, R Werkam, K.T.Sun, J.M.Buyn, "Improving full-wafer on-product overlay using computationally designed process robust and device-like metrology targets" Proc SPIE proc. 9424, Metrology, Inspection, and Process Control for Microlithography XXIX, Feb 2015

## Content

ASML


Public  
Slide 32  
February 2016

- 43 years overlay metrology in microlithography: How did we get here?
- Holistic Lithography: where we are today
- The future of Holistic lithography: where we are going
  - Fingerprint estimation and Sampling optimization
  - Target design and recipe optimization
  - Pattern fidelity
- Summary




# Challenges by balancing sampling and correction density

## Improved noise suppression by determining fingerprint capture




- Number of litho-compatible parameters is close to or exceeds number of measurements  
→ Issue with noise suppression
- Typical number of parameters sufficient to capture fingerprint  
→ Optimal noise reduction/fingerprint capture balance
- Not enough parameters for high-resolution litho-compatible fingerprint  
→ Issue with fingerprint capture

# Fingerprint capturing will improve correction noise




- Measured  
→ Overlay per wafer
- Reference  
→ Average overlay on this location
- Statistical precision
- Modeled fit results  
→ Good model at this location:  
Fit is within precision of reference
- Not-so-good model: outside precision
- Difference to edge of statistical precision:  
**non-captured fingerprint**  
Non-captured fingerprint = 0  
if model fit is within precision

# Fingerprint modeling can decrease # parameters >10x resulting in better capturing the errors and reducing noise



# Reducing overlay by 25% and improving edge yield Using an optimized sampling scheme




M.S. Kim et al., "Reduction of wafer-edge overlay errors using advanced correction models, optimized for minimal metrology requirements", SPIE Conference 9780-9, February 2016

# Content


- 43 years overlay metrology in microlithography, how did we get here
- Holistic Lithography; where are we today
- The future of Holistic lithography, where are we going
  - Sampling optimization
  - Target design and recipe optimization
  - Pattern fidelity
- Summary

# Diffraction-based process-robust overlay metrology

Fast and affordable overlay metrology allowing dense wafer sampling



Process-dependent  $K$  factor can be eliminated with 2 "biased" gratings:




$$OV = d \frac{A_+ + A_-}{A_+ - A_-}$$

Accurately determined by mask writer

Accurately measured by YieldStar


A den Boef, "Optical wafer metrology sensors for process-robust CD and overlay control in semiconductor device manufacturing", Surf. Topogr.: Metrol. Prop. 4 (2016) 023001

# Metrology target and recipe design requires optimization to meet tight overlay requirements, computational approach needed to reduce the experimental verification/engineering time



<sup>1</sup>YS Kim, Y.S.hwang, M.R.Jung, J. H. Yoo, W.T.Kwon, K.Ryan, P.Tuffy, Y. Zhang, S.Park, N.L.Oh, C.Park, M.Shahrjerdy, R Werkam, K.T.Sun, J.M.Buyn, "Improving full-wafer on-product overlay using computationally designed process robust and device-like metrology targets" Proc SPIE proc. 9424, Metrology, Inspection, and Process Control for Microlithography XXIX, Feb 2015


# Using multi-wavelength to improve process robustness on Yieldstar, reducing the influence of process asymmetry on overlay




Leon Verstappen et al., "Holistic Overlay Control for Multi-patterning Process layers at the 10-nm and 7-nm nodes", SPIE conference 9778-141, Feb 2016

# Holistic Metrology Qualification selects recipe with best overlay accuracy

For every point, the overlay is calculated based on multi-wavelength slope:




The overlay maps of individual YS recipes are compared to the self-reference overlay:



Leon Verstappen et al., "Holistic Overlay Control for Multi-patterning Process layers at the 10-nm and 7-nm nodes", SPIE conference 9778-141, February 2016

# Target to Device overlay mismatch reduced to < 0.9 nm

By optimizing target layout compatibility with device layout




J.Zhou, "Eliminating the offset between overlay metrology and device pattern using computational target design" SPIE conference 9778-50, February 2016

# Substantial alignment process robustness improvement

Using multiple wavelengths and polarizations in computational overlay simulation

**ASML**

Public  
Slide 43  
February 2016



## Content


**ASML**

Public  
Slide 44  
February 2016

- 43 years overlay metrology in microlithography: How did we get here?
- Holistic Lithography: where we are today
- The future of Holistic lithography: where we are going
  - Sampling optimization
  - Target design and recipe optimization
  - Pattern fidelity
- Summary

# Pattern fidelity is impacted by multi-patterning and variability


## Edge placement error affected by overlay and CD variations



Data courtesy IMEC 10-nm logic design (M1)


# CD variation after etch effectively controlled with scanner

## Self-aligned double patterning fidelity optimized by balancing spacers S1 and S2




# CD fidelity improved by 2x using higher-order corrections

## 2 wafer data



J. Lee et. al, "Spacer multi-patterning control strategy with optical CD metrology on device structures" SPIE conference 9778-80, February 2016

# Challenge in pattern fidelity and control






# Patterning fidelity litho control impact, the next holistic step

## Using computational prediction allowing per wafer patterning control

**ASML**


Public  
Slide 49  
February 2016



# Extension of control loops to patterning and fidelity

**ASML**



Public  
Slide 50  
February 2016



# Pattern fidelity improvement through scanner corrections

ASML

Public  
Slide 51  
February 2016



Marinus Jochemsen, Roy Anunciado, Vadim Timoshkov, Stefan Hunsche, Xinjian Zhou, Chris Jones, Neal Callan, "Process window limiting hot spot monitoring for high volume manufacturing" SPIE conference 9778, February 2016

## Content

ASML

Public  
Slide 52  
February 2016

- 43 years overlay metrology in microlithography: How did we get here?
- Holistic Lithography: where we are today
- The future of Holistic lithography: where we are going
- Summary

## Future trends in holistic lithography – overlay

**ASML**

Public  
Slide 53  
February 2016

- In general for overlay and pattern fidelity:
  - The stepper correction capability is on a millimeter scale and underutilized
  - Sampling from product vs targets could lead to an different overlay measurement
- What we observe for overlay:
  - Overlay contribution from wafer deformation and marker fidelity vs stepper accuracy is increasing in the total overlay budget
  - Wafer deformation and marker fidelity variation from wafer to wafer starts contributing in the overlay
- As a consequence for overlay
  - There needs to be a consistent trend down in cost per measurement for metrology to allow higher sampling density
  - Sampling schemes need to be optimized capturing the relevant parameter instability and allow averaging to reduce noise
  - Above will allow scanner correction capability moving from feedback per batch on global targets to feedback per wafer on intra-die product structures

## Future trends in holistic lithography – pattern fidelity

**ASML**

Public  
Slide 54  
February 2016

- What we observe for pattern fidelity
  - Multiple patterning complexity increases the pattern variability per wafer not to be captured by existing tools for acceptable cost
  - The variability widens from variability in CD to variability in 3D geometry including edge placement and defects
- Pattern fidelity requirements could be met by
  - Optical CD metrology allows chip manufacturers to increase sample rate for acceptable cost allowing scanner correction capability per die per wafer
  - Defects could be predicted by simulating hotspots and convolutes with wafer focus, dose and aberration maps producing a per wafer defect probability map
  - Per wafer control loops can be designed for defect and edge placement by driving the stepper settings

The image features the ASML logo in a bold, dark blue font. The logo is positioned on the left side of a rectangular frame. The background within the frame is a light blue gradient with abstract, flowing white lines that create a sense of motion and depth. The lines appear to emanate from behind the logo and sweep across the frame towards the right.

**ASML**