Considerations for fine hole patterning for the 7nm node

Hidetami Yaegashi; Kenichi Oyama; Arisa Hara; Sakurako Natori; Shohei Yamauchi; Masatoshi Yamato; Kyohei Koike

doi:10.1117/12.2218774

25 March 2016 Considerations for fine hole patterning for the 7nm node

Hidetami Yaegashi, Kenichi Oyama, Arisa Hara, Sakurako Natori, Shohei Yamauchi, Masatoshi Yamato, Kyohei Koike

Proceedings Volume 9779, Advances in Patterning Materials and Processes XXXIII; 97791V (2016) https://doi.org/10.1117/12.2218774
Event: SPIE Advanced Lithography, 2016, San Jose, California, United States

Abstract

One of the practical candidates to produce 7nm node logic devices is to use the multiple patterning with 193-immersion exposure. For the multiple patterning, it is important to evaluate the relation between the number of mask layer and the minimum pitch systematically to judge the device manufacturability. Although the number of the time of patterning, namely LE(Litho-Etch) ^ x-time, and overlay steps have to be reduced, there are some challenges in miniaturization of hole size below 20nm. Various process fluctuations on contact hole have a direct impact on device performance. According to the technical trend, 12nm diameter hole on 30nm-pitch hole will be needed on 7nm node. Extreme ultraviolet lithography (EUV) and Directed self-assembly (DSA) are attracting considerable attention to obtain small feature size pattern, however, 193-immersion still has the potential to extend optical lithography cost-effectively for sub-7nm node. The objective of this work is to study the process variation challenges and resolution in post-processing for the CD-bias control to meet sub-20nm diameter contact hole. Another pattern modulation is also demonstrated during post-processing step for hole shrink. With the realization that pattern fidelity and pattern placement management will limit scaling long before devices and interconnects fail to perform intrinsically, the talk will also outline how circle edge roughness (CER) and Local-CD uniformity can correct efficiency. On the other hand, 1D Gridded-Design-Rules layout (1D layout) has simple rectangular shapes. Also, we have demonstrated CD-bias modification on short trench pattern to cut grating line for its fabrication.

Citation Download Citation

Hidetami Yaegashi, Kenichi Oyama, Arisa Hara, Sakurako Natori, Shohei Yamauchi, Masatoshi Yamato, and Kyohei Koike "Considerations for fine hole patterning for the 7nm node", Proc. SPIE 9779, Advances in Patterning Materials and Processes XXXIII, 97791V (25 March 2016); https://doi.org/10.1117/12.2218774

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
7 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Optical lithography

Etching

Atomic layer deposition

Reactive ion etching

Directed self assembly

Edge roughness

Extreme ultraviolet

Show All Keywords

Keywords/Phrases

Search In:

Publication Years