Paper
23 February 1988 A Model For The Analysis Of Fault-Tolerant Signal Processing Architectures
V. S. S. Nair, J. A. Abraham
Author Affiliations +
Abstract
This paper develops a new model, using matrices, for the analysis of fault-tolerant multiprocessor systems. The relationship between processors computing useful data, the output data, and the check processors is defined in terms of matrix entries. Unlike the matrix based models proposed previously for the analysis of digital systems, this model uses only numerical computations rather than logical operations for the analysis of a system. We present algorithms to evaluate the fault detection and location capability of the system. These algorithms are much less complex than the existing ones. We also use the new model to analyze some fault-tolerant architectures proposed for signal processing applications.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
V. S. S. Nair and J. A. Abraham "A Model For The Analysis Of Fault-Tolerant Signal Processing Architectures", Proc. SPIE 0975, Advanced Algorithms and Architectures for Signal Processing III, (23 February 1988); https://doi.org/10.1117/12.948508
Lens.org Logo
CITATIONS
Cited by 26 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Systems modeling

Matrices

Data processing

Computing systems

Computer programming

Algorithm development

RELATED CONTENT

The Domain Parallel Computation Model On Warp
Proceedings of SPIE (December 16 1989)
Implementation Of Cellular Arrays
Proceedings of SPIE (July 30 1982)
An Algorithmically Specialized Multiprocessor (MOSAIC)
Proceedings of SPIE (January 21 1988)
Systolic Computation Of Multivariable Frequency Response
Proceedings of SPIE (April 20 1988)
Recent advances in algorithm-based fault tolerance
Proceedings of SPIE (October 28 1994)

Back to Top