Paper
6 May 2013 Compact CMOS analog readout circuit for photon counting applications
Author Affiliations +
Abstract
The design, simulation results and experimental characterization of a compact analog readout circuit for photon counting applications are presented in this paper. Two linear test arrays of 40 pixels with 25 μm pixel pitch have been fabricated in a 0.15 μm CMOS technology. Each pixel of the array consists of a Single-Photon Avalanche Diode (SPAD), a quenching circuit, a time-gating circuit and an analog counter. Each input pulse corresponding to a SPAD avalanche event is converted to a step in the output voltage. Along with compactness, the circuit was designed targeting low power consumption, good output linearity and sub-nanosecond timing resolution. The circuit features 8.6% pixel output nonuniformity and 1.1 % non-linearity. The gating circuit provides the sub-nanosecond window of 0.95 ns at FWHM. Consisting of a small number of transistors and occupying only 238μm2, this approach is suitable for the design of SPAD-based image sensors with high spatial resolution.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ekaterina Panina, Lucio Pancheri, Gian-Franco Dalla Betta, Leonardo Gasparini, and David Stoppa "Compact CMOS analog readout circuit for photon counting applications", Proc. SPIE 8773, Photon Counting Applications IV; and Quantum Optics and Quantum Information Transfer and Processing, 877305 (6 May 2013); https://doi.org/10.1117/12.2020975
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Analog electronics

Transistors

Device simulation

CMOS technology

Photon counting

Monte Carlo methods

Photodetectors

RELATED CONTENT

High linearity SPAD and TDC array for TCSPC and 3D...
Proceedings of SPIE (February 08 2015)
A logarithmic low dark current CMOS pixel
Proceedings of SPIE (April 29 2016)
Timing and power model for CMOS inverters
Proceedings of SPIE (April 21 2003)
Single-photon Imaging in CMOS
Proceedings of SPIE (August 17 2010)

Back to Top