3D resist profile full chip verification and hot spot disposition

Qing Yang; ShyueFong Quek; YeeMei Foong; Jens Hassmann; DongQing Zhang; Andre Leschok; Tang Yun; Mu Feng; Stanislas Baron; JianHong Qiu; Taksh Pandey; Bo Yan; Russell Dover

doi:10.1117/12.2010595

12 April 2013 3D resist profile full chip verification and hot spot disposition

Qing Yang, ShyueFong Quek, YeeMei Foong, Jens Hassmann, DongQing Zhang, Andre Leschok, Tang Yun, Mu Feng, Stanislas Baron, JianHong Qiu, Taksh Pandey, Bo Yan, Russell Dover

Author Affiliations +

Proceedings Volume 8683, Optical Microlithography XXVI; 86831N (2013) https://doi.org/10.1117/12.2010595
Event: SPIE Advanced Lithography, 2013, San Jose, California, United States

Abstract

For 28 nm technology node and below resist profiles need to be taken in to consideration during optical proximity correction (OPC) and verification. The low k1 results in a shallower depth of focus and thus thinner resists, which combined with the process limits increases the risk of resist degradation. Only considering the resist critical dimensions at a single focal plane (such as at the bottom of the resist stack) will miss the impact of the resist 3D profile, like top loss or bottom footing, which can transfer to etch hard pattern failures. To date, modeling to study resist 3D profiles has been available using rigorous simulators and has been used as a verification method for hot spots captured during full chip OPC verification, but not for full chip verification due to the high computational run time cost. This paper demonstrates a 3D resist compact OPC model concept and implementation in a full chip OPC and verification flow. The results show significant improvement for full chip OPC quality with a good correlation between simulation and real wafer hot spots. Because resist profiles are not directly correlated to etch failure, the relationship between the resist profile and etch failures and how to characterize the threshold to dispose the hot spots for the 3D compact model was also investigated.

Citation Download Citation

Qing Yang, ShyueFong Quek, YeeMei Foong, Jens Hassmann, DongQing Zhang, Andre Leschok, Tang Yun, Mu Feng, Stanislas Baron, JianHong Qiu, Taksh Pandey, Bo Yan, and Russell Dover "3D resist profile full chip verification and hot spot disposition", Proc. SPIE 8683, Optical Microlithography XXVI, 86831N (12 April 2013); https://doi.org/10.1117/12.2010595

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available