Paper
10 April 2013 Inspection of high-aspect ratio layers at sub 20nm node
Abhishek Vikram, Kuan Lin, Janay Camp, Sumanth Kini, Frank Jin, Vinod Venkatesan
Author Affiliations +
Abstract
High aspect ratio defects are more critical at sub 20nm design rule. The impact of these defects in the FEOL module is very critical as it leads to gate leakage which directly translates to yield loss at sub 20nm devices. Image 1a) and 1b) shown below is one such example of a high aspect ratio protrusion seen during the HiK stack for gate last process on a sub 20nm device. False and nuisance defects detected by optical inspection tools, degrade the inspection sensitivity of the tool to real and critical defects[1]. The intention of this paper would be to target two critical FEOL layers post Litho and post etch to detect these critical yield impacting defects using KLA-Tencor 2905 broadband brightfield inspection system for early development learning. In this paper we will discuss the DOE on all the different inspection points to intentionally generate these defects and summarize all the findings.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Abhishek Vikram, Kuan Lin, Janay Camp, Sumanth Kini, Frank Jin, and Vinod Venkatesan "Inspection of high-aspect ratio layers at sub 20nm node", Proc. SPIE 8681, Metrology, Inspection, and Process Control for Microlithography XXVII, 86811Q (10 April 2013); https://doi.org/10.1117/12.2011574
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Inspection

Defect detection

Bridges

Semiconducting wafers

Front end of line

Etching

Image processing

Back to Top