Hybrid-integrated silicon photonic bridge chips for ultralow-energy inter-chip communications

Hiren D. Thacker; Ivan Shubin; Ying Luo; Joannes Costa; Jon Lexau; Xuezhe Zheng; Guoliang Li; Jin Yao; Dinesh Patil; Frankie Liu; Ron Ho; Thierry Pinguet; Po Dong; Dazeng Feng; Mehdi Asghari; Kannan Raj; James G. Mitchell; Ashok V. Krishnamoorthy; John E. Cunningham

doi:10.1117/12.876526

17 January 2011 Hybrid-integrated silicon photonic bridge chips for ultralow-energy inter-chip communications

Hiren D. Thacker, Ivan Shubin, Ying Luo, Joannes Costa, Jon Lexau, Xuezhe Zheng, Guoliang Li, Jin Yao, Dinesh Patil, Frankie Liu, Ron Ho, Thierry Pinguet, Po Dong, Dazeng Feng, Mehdi Asghari, Kannan Raj, James G. Mitchell, Ashok V. Krishnamoorthy, John E. Cunningham

Author Affiliations +

Proceedings Volume 7944, Optoelectronic Interconnects and Component Integration XI; 79440B (2011) https://doi.org/10.1117/12.876526
Event: SPIE OPTO, 2011, San Francisco, California, United States

Abstract

We present a hybrid integration technology platform for the compact integration of best-in-breed VLSI and photonic circuits. This hybridization solution requires fabrication of ultralow parasitic chip-to-chip interconnects on the candidate chips and assembly of these by a highly accurate flip-chip bonding process. The former is achieved by microsolder bump interconnects that can be fabricated by wafer-scale processes, and are shown to have average resistance <1 ohm/bump and capacitance <25fF/bump. This suite of technologies was successfully used to hybrid integrate high speed VLSI chips built on the 90nm bulk CMOS technology node with silicon photonic modulators and detectors built on a 130nm CMOS-photonic platform and an SOI-photonic platform; these particular hybrids yielded Tx and Rx components with energies as low as 320fJ/bit and 690fJ/bit, respectively. We also report on challenges and ongoing efforts to fabricate microsolder bump interconnects on next-generation 40nm VLSI CMOS chips.

Citation Download Citation

Hiren D. Thacker, Ivan Shubin, Ying Luo, Joannes Costa, Jon Lexau, Xuezhe Zheng, Guoliang Li, Jin Yao, Dinesh Patil, Frankie Liu, Ron Ho, Thierry Pinguet, Po Dong, Dazeng Feng, Mehdi Asghari, Kannan Raj, James G. Mitchell, Ashok V. Krishnamoorthy, and John E. Cunningham "Hybrid-integrated silicon photonic bridge chips for ultralow-energy inter-chip communications", Proc. SPIE 7944, Optoelectronic Interconnects and Component Integration XI, 79440B (17 January 2011); https://doi.org/10.1117/12.876526

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available