Paper
2 April 2010 Foundry verification of IP and incoming designs for manufacturing variability
Li-Fu Chang, Julia Fu, Josh Yang, Elain Zou, Philippe Hurat, Nishath Verghese, Hua Ding
Author Affiliations +
Abstract
With process technologies advancing to 65nm, 45nm, and below, device timing uncertainty due to lithography and other process variations has easily exceeded 50% and is still growing. In this paper, we present the development of a variability methodology, its correlation with silicon and application to cell and full-chip design verification and optimization. We describe both a methodology for variability analysis of standard cells and a full-chip screening methodology to identify potential chip variability excursions. This methodology relies on model-based analysis and integrates with our existing design-to-manufacturing flow. Based on silicon measurement data of one of our 65nm cell libraries, this methodology has achieved significant improvement in accuracy of estimating timing variations compared to a traditional rule-based method.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Li-Fu Chang, Julia Fu, Josh Yang, Elain Zou, Philippe Hurat, Nishath Verghese, and Hua Ding "Foundry verification of IP and incoming designs for manufacturing variability", Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 76410F (2 April 2010); https://doi.org/10.1117/12.848018
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Silicon

Lithography

Transistors

Etching

Design for manufacturing

Critical dimension metrology

Diffusion

Back to Top