Paper
12 October 2006 Clock-efficient and maintainable implementation of complex state machines in VHDL
Author Affiliations +
Proceedings Volume 6347, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2006; 63470G (2006) https://doi.org/10.1117/12.714532
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2006, 2006, Wilga, Poland
Abstract
This paper presents a nonstandard approach to describe the complex state machines in VHDL to obtain both good readability of the code and efficient operation. This new approach, called "variable driven flow control in sequential process" allows to avoid loss of clock cycles when complex decisions are to be taken, and simultaneously allows to keep the structure of the code clear and easy to maintain. A simple example has been presented, showing the idea and practical implementation of the proposed method. The code produced by the presented method is synthesizable, and the obtained parameters of resulting FPGA implementation (both speed and occupancy) are good.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Wojciech M. Zabolotny "Clock-efficient and maintainable implementation of complex state machines in VHDL", Proc. SPIE 6347, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2006, 63470G (12 October 2006); https://doi.org/10.1117/12.714532
Lens.org Logo
CITATIONS
Cited by 5 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Clocks

Process control

Field programmable gate arrays

Data communications

Data processing

Efficient operations

RELATED CONTENT

FPGA-based 10Msps high-speed encoder
Proceedings of SPIE (August 04 2022)
FPGA realization of a split radix FFT processor
Proceedings of SPIE (May 10 2007)
An efficient decoding for low density parity check codes
Proceedings of SPIE (April 02 2010)
High-performance architecture for color error diffusion
Proceedings of SPIE (April 14 2003)
Parallel DSP with memory and I/O processors
Proceedings of SPIE (September 21 1998)

Back to Top