Paper
7 October 2005 Radiation hardness of the mixed-mode ASIC's dedicated for the future high energy physics experiments
Author Affiliations +
Abstract
The Application Specific Integrated Circuits (ASICs) are widely used for the detector readout in the High Energy Physics (HEP) environment. The ASICs have to work in high radiation environment and provide the basic parallel signal processing from a huge number of detector channels, including substantial data compression. The reliability of the ASICs is a critical issue for the data taking eficiency of the whole system. In the paper the examples of several ASIC design blocks are given with a special focus on the features providing reliability in radiation environment. The problems of the architecture choice, ASIC synchronization, and redundancy is discussed in detail. These aspects of design will be presented on the example of two chips, ABCD and DTMROC dedicated to the one of the general purpose experiments on Large Hadron Collider, ATLAS. The ABCD is the ASIC for the readout of the Semiconductor Tracker (SCT) detector designed using the 0.8 μm BiCMOS technology, and the DTMROC is the readout chip for the Transition Radiation Tracker (TRT) detector, designed using 0.25 μm CMOS technology.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert Szczygiel "Radiation hardness of the mixed-mode ASIC's dedicated for the future high energy physics experiments", Proc. SPIE 5948, Photonics Applications in Industry and Research IV, 59480I (7 October 2005); https://doi.org/10.1117/12.622175
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Sensors

Transistors

Clocks

Logic

Oxides

Molybdenum

Signal processing

RELATED CONTENT

Impact of leakage on high-performance designs
Proceedings of SPIE (September 16 2005)
Micropower supply for electrostatic micromotors
Proceedings of SPIE (December 18 1995)
Clock multiplier with a range up to 370 MHz for...
Proceedings of SPIE (June 19 1997)
Gate leakage tolerant circuits in deep sub 100 nm CMOS...
Proceedings of SPIE (March 30 2004)

Back to Top