Integrated circuit debug through FPGA emulation: application to a PIC-18 macrocell

Mario Garcia-Valderas; Eduardo de la Torre-Arnanz; Fernando Casado-Ortiz; Luis Entrena-Arrontes; Teresa Riesgo-Alcaide

doi:10.1117/12.608398

30 June 2005 Integrated circuit debug through FPGA emulation: application to a PIC-18 macrocell

Mario Garcia-Valderas, Eduardo de la Torre-Arnanz, Fernando Casado-Ortiz, Luis Entrena-Arrontes, Teresa Riesgo-Alcaide

Proceedings Volume 5837, VLSI Circuits and Systems II; (2005) https://doi.org/10.1117/12.608398
Event: Microtechnologies for the New Millennium 2005, 2005, Sevilla, Spain

Abstract

FPGA emulation has become a common way to check if a digital circuit has been correctly designed. Although in the last years FPGA vendors have developed tools to embed logic analysers along with circuits in FPGAs, like Chipscope ILA from Xilinx, FPGA emulation still lacks the availability of more effective and versatile debug methods and tools. In order to check microprocessor system designs, several approaches have been used, including several combinations of logic simulators, instruction simulators, hardware emulators and in-circuit emulators. Nowadays, System-On-Chip design requires the implementation of microprocessor cores in FPGAs for prototyping. These cores do not usually include built-in debug features. In this paper, methods and tools for the development and operation of FPGA debug features are presented. Debug features are implemented in FPGAs through the insertion of JTAG accessible debug modules into the target design. The debug modules that have already been designed offer features that range from simple event detection and signal monitoring to the most powerful and resource consuming, like tracing, complex event and sequence detection and microprocessor in-circuit emulation. The most important properties of the presented debug features are their high configurability, which allow adjusting them to available logic resources, remote control of debug logic and expandability by means of user customized debug blocks. Tools have been developed to automate the required tasks: debug logic selection and configuration, debug logic insertion and debug logic operation. The proposed methods and tools have been applied to a microprocessor system based on a PIC-18 macrocell and implemented in a Xilinx Spartan-3 FPGA.

Citation Download Citation

Mario Garcia-Valderas, Eduardo de la Torre-Arnanz, Fernando Casado-Ortiz, Luis Entrena-Arrontes, and Teresa Riesgo-Alcaide "Integrated circuit debug through FPGA emulation: application to a PIC-18 macrocell", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); https://doi.org/10.1117/12.608398

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
10 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Sensors

Logic

Field programmable gate arrays

Signal detection

Clocks

Chromium

Signal processing

Show All Keywords

Keywords/Phrases

Search In:

Publication Years