Paper
11 August 1999 Challenges of damascene etching for copper interconnect
Paul Kwok Keung Ho, Mei-Sheng Zhou, Subhash Gupta, Ramasamy Chockalingam, Jianxun Li, Ming Hui Fan
Author Affiliations +
Abstract
Dual damascene patterning is essential for the integration of copper into a high performance interconnect, hence the etching process becomes the most important challenge. This paper described the work on the dual damascene etching. The three most common schemes for patterning the dual damascene structure are trench-first, via-first (also known as counter-bore) and self-aligned etchings. Although only self- aligned etching requires the insertion of a stop layer, the stop layer is crucial to all schemes for a better control of the etching uniformity. The impact of using a stop layer with every dual damascene scheme was investigated. Lithography plays an important role in damascene etching. The use of negative-tone photoresist for metal trench masking and the challenge of forming a residue-free damascene structure in the presence of a bottom anti- reflecting coating were discussed.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Paul Kwok Keung Ho, Mei-Sheng Zhou, Subhash Gupta, Ramasamy Chockalingam, Jianxun Li, and Ming Hui Fan "Challenges of damascene etching for copper interconnect", Proc. SPIE 3883, Multilevel Interconnect Technology III, (11 August 1999); https://doi.org/10.1117/12.360584
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Copper

Semiconducting wafers

Dielectrics

Chemistry

Optical lithography

Lithography

Back to Top