Optimal control strategy using linear programming for load disturbance compensation in thermal processing systems

Weng Khuen Ho; Arthur E.B. Tay; Charles D. Schaper

doi:10.1117/12.361294

3 September 1999 Optimal control strategy using linear programming for load disturbance compensation in thermal processing systems

Weng Khuen Ho, Arthur E.B. Tay, Charles D. Schaper

Author Affiliations +

Proceedings Volume 3882, Process, Equipment, and Materials Control in Integrated Circuit Manufacturing V; (1999) https://doi.org/10.1117/12.361294
Event: Microelectronic Manufacturing '99, 1999, Santa Clara, CA, United States

Abstract

An optimal control scheme is designed to improve repeatability by minimizing the loading effects induced by the common processing condition of placement of a semiconductor wafer/photomask at ambient temperature on a large thermal-mass bake plate at processing temperature. The optimal control strategy is a model-based method using linear programming to minimize the worst-case deviation from a nominal temperature set-point during the load disturbance condition. This results in a predictive controller that performs a pre-determined heating sequence prior to the arrival of the wafer as part of the resulting feedforward/feedback strategy to eliminate the load disturbance. This procedure is based on an empirical model generated from data obtained during closed-loop operation. It is easy to design and implement for conventional thermal processing equipment. Experimental results are performed for a commercial conventional bake plate and depict an order-of-magnitude improvement in the settling time and the integral-square temperature error between the optimal predictive controller and a feedback controller for a typical load disturbance.

Citation Download Citation

Weng Khuen Ho, Arthur E.B. Tay, and Charles D. Schaper "Optimal control strategy using linear programming for load disturbance compensation in thermal processing systems", Proc. SPIE 3882, Process, Equipment, and Materials Control in Integrated Circuit Manufacturing V, (3 September 1999); https://doi.org/10.1117/12.361294

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available