Paper
1 September 1999 Drain profile engineering for MOSFET devices with channel lengths below 100 nm
Author Affiliations +
Abstract
This paper presents a systematic methodology to optimize the source-drain region of sub-100 nm MOSFET devices to design a high performance CMOS technology. The effect of most critical source-drain parameters such as the lateral and the vertical dimensions of shallow extensions, the junction depth of deep regions, and the strength and confinement of halo profiles on device performance are presented. The simulation results show that the shallower and the longer source=-drain extensions cause a significant degradation in drive current due to an increase in the source-drain series resistance while the deeper and the shorter extensions worsen the short-channel effect due to higher channel charge sharing with the source-drain regions. Similarly, the shallower deep source-drain regions cause performance degradation due to higher source-drain series resistance and deeper junctions cause higher channel charge sharing resulting in a higher short-channel effect. It is shown that the junction depth of shallow source-drain regions must be approximately 30-40 nm to design high performance sub-100 nm MOSFETs, and the short channel effect can be improved by a proper optimization of halo doping profiles around the source-drain extensions. The simulation results also show that the concentration and distribution of halo doping profiles must be optimized to obtain the target off-state leakage current for sub-100 nm CMOS technologies.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Samar K. Saha "Drain profile engineering for MOSFET devices with channel lengths below 100 nm", Proc. SPIE 3881, Microelectronic Device Technology III, (1 September 1999); https://doi.org/10.1117/12.360553
Lens.org Logo
CITATIONS
Cited by 5 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field effect transistors

CMOS technology

Doping

Device simulation

Control systems

Resistance

Instrument modeling

Back to Top