3D optoelectronic stacked processors: design and analysis

Sadik C. Esener; Philippe J. Marchand

doi:10.1117/12.308872

22 May 1998 3D optoelectronic stacked processors: design and analysis

Proceedings Volume 3490, Optics in Computing '98; (1998) https://doi.org/10.1117/12.308872
Event: Optics in Computing '98, 1998, Bruges, Belgium

Abstract

We present the design and analysis of a 3D OptoElectronic Stacked Processor System. This system is aimed at combining stacked VLSI chips with free-space optoelectronic Inputs and Outputs for optimal power*volume/throughput balance. Challenges in such systems include finding appropriate thermal extraction schemes, packaging and alignment of the multiple stacks, and appropriate micro-optical and optoelectronic component design.

Citation Download Citation

Sadik C. Esener and Philippe J. Marchand "3D optoelectronic stacked processors: design and analysis", Proc. SPIE 3490, Optics in Computing '98, (22 May 1998); https://doi.org/10.1117/12.308872

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available