Electrical defect density modeling for different technology nodes, process complexity, and critical areas

Tom Winter

doi:10.1117/12.284668

2 September 1997 Electrical defect density modeling for different technology nodes, process complexity, and critical areas

Tom Winter

Author Affiliations +

Proceedings Volume 3215, In-Line Characterization Techniques for Performance and Yield Enhancement in Microelectronic Manufacturing; (1997) https://doi.org/10.1117/12.284668
Event: Microelectronic Manufacturing, 1997, Austin, TX, United States

Abstract

Electrical defect density is simply a model or measurement of the number of electrical defects per unit area, which is a summation of yield loss from several sources, broadly classified into random and systematic failures. Random failure is typically from in-line defects (from equipment, process); systematic failure is from process marginality, parametric failure or design sensitivity. Assuming that after some amount of time systematic issues are mostly worked out, yield is then essentially defect limited, as is the case for most mature fabs/mature products running today. In this scenario, electrical defects density should hold to a predictable pattern dependent on minimum line width, process complexity and layout density (critical area). Understanding these relationships will greatly increase our ability to predict (defect limited) yield for new products at new technologies. The calculation of a critical area parameter, A_c, will be used in place of the area in electrical defect density calculations to obtain a critical area compensated DD that should be independent of device/design structure related effects. In addition, use of the critical area probability of fail curves will be used to estimate yield loss in-line and drive future defect improvements.

Citation Download Citation

Tom Winter "Electrical defect density modeling for different technology nodes, process complexity, and critical areas", Proc. SPIE 3215, In-Line Characterization Techniques for Performance and Yield Enhancement in Microelectronic Manufacturing, (2 September 1997); https://doi.org/10.1117/12.284668

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available