Paper
7 July 1997 Application of rigorous topography simulation for modeling of defect propagation/growth in VLSI fabrication
Xiaolei Li, Mahesh Reddy, Andrzej J. Strojwas, Linda Milor, YungTao Lin
Author Affiliations +
Abstract
Particulate contamination deposited on silicon wafers is typically the dominant reason for yield loss in VLSI manufacturing. The transformation of contaminating particles into defects and then electrical faults is a very complex process which depends on the effect location, size, material and the underlying IC topography. A rigorous 2D topography simulator based on the photolithography simulator METROPOLE, has been developed to allow the prediction and correlation of the critical physical parameters of contamination in the manufacturing process to device defects. The results of a large number of defect samples simulated using the above approach were compared with data gathered from the AMD- Sunnyvale fabline. A good match was obtained indicating the accuracy of this method which provided a framework for developing contamination to defect propagation/growth macromodels.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xiaolei Li, Mahesh Reddy, Andrzej J. Strojwas, Linda Milor, and YungTao Lin "Application of rigorous topography simulation for modeling of defect propagation/growth in VLSI fabrication", Proc. SPIE 3050, Metrology, Inspection, and Process Control for Microlithography XI, (7 July 1997); https://doi.org/10.1117/12.275924
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Particles

Aluminum

Contamination

Photoresist materials

Etching

Tungsten

Photoresist developing

Back to Top