Analog CMOS contrastive Hebbian networks

Christian Schneider; Howard Card

doi:10.1117/12.140057

16 September 1992 Analog CMOS contrastive Hebbian networks

Christian Schneider, Howard Card

Proceedings Volume 1709, Applications of Artificial Neural Networks III; (1992) https://doi.org/10.1117/12.140057
Event: Aerospace Sensing, 1992, Orlando, FL, United States

Abstract

CMOS VLSI circuits implementing an analog neural network with on-chip contrastive Hebbian learning and capacitive synaptic weight storage have been designed and fabricated. Weights are refreshed by periodic repetition of the training data. To evaluate circuit performance in a medium-sized system, these circuits were used to build a 132 synapse neural network. An adaptive neural system, such as the one described in this paper, can compensate for imperfections in the components from which it is constructed, and thus it is possible to build this type of system using simple, silicon area-efficient analog circuits. Because these analog VLSI circuits are far more compact than their digital counterparts, analog VLSI neural network implementations are potentially more efficient than digital ones.

Citation Download Citation

Christian Schneider and Howard Card "Analog CMOS contrastive Hebbian networks", Proc. SPIE 1709, Applications of Artificial Neural Networks III, (16 September 1992); https://doi.org/10.1117/12.140057

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available