Paper
1 July 1992 Process optimization of Si:As indium-bumped focal-plane arrays
Kim A. Benninghoven
Author Affiliations +
Abstract
In a particular application, a Si:As focal plane array may experience many thermal cycles from ambient down to its operating temperature (10 Kelvin) at a very rapid cooldown rate. Aerojet Electronic Systems Division's task, under company funds, was to consistently produce focal plane arrays that could reliably survive this kind of thermal cycling with no degradation in performance or mechanical damage. Of utmost importance in the verification of the focal plane array reliability is the assurance that the test configuration reflects flight configuration in material, interfaces, and process procedures. Using flight-like hardware, process procedures were developed to optimize hybridization parameters (the means of bonding the indium bumped readout electronics to the detector array) with bonding strength and electrical resistance selected as the figures of merit. When the materials, processes and assembly procedures were developed, a final verification was conducted which consisted of rapidly thermal cycling two flight-like hybrids. The hybrids successfully withstood more than 800 cycles from 60 Kelvin to 10 Kelvin and over 20 cycles from 300 Kelvin to 60 Kelvin with no degradation in performance or mechanical integrity.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kim A. Benninghoven "Process optimization of Si:As indium-bumped focal-plane arrays", Proc. SPIE 1686, Test and Evaluation of IR Detectors and Arrays II, (1 July 1992); https://doi.org/10.1117/12.60529
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Resistance

Indium

Sensors

Staring arrays

Semiconducting wafers

Materials processing

Aluminum

Back to Top