Presentation + Paper
9 April 2024 Micro-scale in-device overlay
Author Affiliations +
Abstract
In device overlay is an important contributor to the on-product overlay budget. Well known are overlay bias effects, i.e., differences between overlay targets and in-product features. These can be corrected by a non-zero overlay correction in the run-to-run system. In this paper, we examine micro-scale effects, which happen on scales of a few micrometers, for which there is not exposure tool correction possible. With a high-voltage SEM, we use a novel method to investigate both logic and memory wafers and identify several micro-scale effects that are a significant contributor to the on-product overlay budget. We characterize the behavior across the wafer and local variations. In the root cause analysis, we find several possible explanations including mask writer issues, local stress, and impact of the product pitch.
Conference Presentation
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Boris Habets, Stefan Eyring, Mirko Wittkoetter, Frank Laske, Marc Filzen, and Clemens Utzny "Micro-scale in-device overlay", Proc. SPIE 12955, Metrology, Inspection, and Process Control XXXVIII, 1295518 (9 April 2024); https://doi.org/10.1117/12.3012648
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Logic

Overlay metrology

Scanning electron microscopy

Design

Interference (communication)

Nonlinear optics

Back to Top