Design Technology Co-Optimization (DTCO) has become a critical toolset in navigating the tradeoffs between design targets and manufacturing constraints. Some methodologies for understanding these tradeoffs include 3D design rule validation, patterning optimization, design vs. manufacturing yield studies and fully-integrated process and electrical performance modeling. In this presentation, we will discuss how fully-integrated “virtual” DTCO can be used to predict and ameliorate potential manufacturing and design issues prior to wafer-based testing. We will provide examples of how virtual DTCO can be used to predict optimal integration and patterning schemes, highlight areas of potential device failure, predict yield limiters, and gain a better understanding of how process variation can impact device performance. Our discussion will focus on process variation and parasitic impacts that are critical at 5nm and beyond, and we will share valuable insights learned from DTCO studies of next generation architectures.
|