Presentation + Paper
22 February 2021 Fine-pitch 3D system integration and advanced CMOS nodes: technology and system design perspective
Dragomir Milojevic, Giuliano Sisto, Geert Van der Plas, Eric Beyne
Author Affiliations +
Abstract
Advanced CMOS SoCs with more cores and more complex memory hierarchies are hitting the memory wall, especially in intermediate cache levels (L2, L3). Managing the memory wall thus represent major challenge in the design of future systems and should include memory tech tuning, macro design and Logic-to-Memory interconnect optimization using multi-die packages and different 3D structures. To understand the benefits of 3D interconnects on Memory-on-Logic partitioning we analyze four different partitioning options of intermediate (L2) cache assuming high density CuCu hybrid bonding. We observe that the partitioning of the complete sub-system (memory macros and controller logic) is less beneficial with respect to reference 2D integration when compared to memory macro only partitioning schemes. Further, more memory macros are moved from the logic die, better the gains are (up to 40% total wirelength reduction). Such gains come at the expense of higher 3D pin count, motivating finer 3D pitches. Finally, we demonstrate design enablement of 3D aware IR-drop analysis for micro- and nano-TSVs with Buried Power Rail for Back Side power delivery.
Conference Presentation
© (2021) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dragomir Milojevic, Giuliano Sisto, Geert Van der Plas, and Eric Beyne "Fine-pitch 3D system integration and advanced CMOS nodes: technology and system design perspective", Proc. SPIE 11614, Design-Process-Technology Co-optimization XV, 116140H (22 February 2021); https://doi.org/10.1117/12.2584532
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
Back to Top