Poster + Presentation + Paper
22 February 2021 Excursion detection and root-cause analysis using virtual overlay metrology
Leon van Dijk, Kedir M. Adal, Mathias Chastan, Auguste Lam, Richard van Haren
Author Affiliations +
Conference Poster
Abstract
Overlay is one of the most critical parameters in Integrated Circuit (IC) fabrication as it is a measure for how accurate patterned features are positioned with respect to previously patterned features. Without good overlay, electrical contacts between features will be poor and there can be shorts or opens. Minimizing overlay errors during IC manufacturing is therefore crucial for ensuring high yield and that the performance and reliability specifications of the eventual device are met. For that reason, metrology plays a crucial role in IC fabrication for monitoring the overlay performance and process control. However, due to its high capital equipment cost and impact on cycle time, it is practically impossible to measure every single wafer and/or lot. This means that some excursions cannot be captured and that process drifts might not be detectable in an early phase. Virtual metrology (VM) addresses these challenges as it aims at utilizing the significant amounts of data that are generated during manufacturing by the lithography clusters and other processing equipment, for constructing mathematical and statistical models that predict wafer properties like overlay. In this way, overlay excursions and process drifts can be detected without actually measuring the overlay of these wafers. Preferably, VM is also able to link these excursions and drifts to particular root causes, enabling operators to take preventive measures timely. In this work, we develop virtual overlay metrology for a series of implant layers using a combination of physical and machine learning models. The implant layers relate to ion implantation steps following the Shallow-Trench-Isolation (STI) creation, and both the implant and STI layers are exposed using multiple lithography scanners. A physical model is used to address overlay contributors that can be derived directly from available data. Machine learning algorithms, which are able to learn models from data that can provide predictions for similar, unseen data, are used to predict contributions from less obvious sources of overlay errors. The capability of the overlay prediction model is evaluated on production data. A prediction performance of ~0.7 is achieved in terms of the R-squared statistic and the VM is able to follow variations in the implant-layer overlay and to detect excursions. The excursions can originate from correctable as well as from non-correctable overlay errors. We will show that the interpretability of the prediction model allows us to identify the root cause for the high correctable error variation in the implant-layer overlay. Furthermore, overlay contributors will be identified that may not have a direct impact on the less critical overlay of implant layers. However, they may contribute significantly to the Gate-to-STI overlay as well, and we will show the potential of virtual overlay metrology for downstream layer excursion detection.
Conference Presentation
© (2021) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Leon van Dijk, Kedir M. Adal, Mathias Chastan, Auguste Lam, and Richard van Haren "Excursion detection and root-cause analysis using virtual overlay metrology", Proc. SPIE 11611, Metrology, Inspection, and Process Control for Semiconductor Manufacturing XXXV, 1161132 (22 February 2021); https://doi.org/10.1117/12.2581561
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Overlay metrology

Data modeling

Semiconducting wafers

Lithography

Machine learning

Manufacturing

Metrology

RELATED CONTENT

Run to run and model variability of overlay high order...
Proceedings of SPIE (March 20 2020)
In field overlay uncertainty contributors
Proceedings of SPIE (May 10 2005)
32nm overlay improvement capabilities
Proceedings of SPIE (March 07 2008)

Back to Top