Paper
3 January 2020 Efficient architecture and protocol for image acquisition
Yanlang Hu, Ying Li, Yanning Zhang, Quan Zhou, Juanni Liu, Jiayuan Wei
Author Affiliations +
Proceedings Volume 11373, Eleventh International Conference on Graphics and Image Processing (ICGIP 2019); 113731U (2020) https://doi.org/10.1117/12.2557602
Event: Eleventh International Conference on Graphics and Image Processing, 2019, Hangzhou, China
Abstract
Because of the advantages of high sampling rate, high-speed image acquisition system is widely used in military, sports, biological and other fields. Unfortunately, just due to its high frame rate, the design risk and design cycle are greatly increased, and the back end image processing is still a challenging problem. In order to solve this problem, an image acquisition system architecture and protocol is proposed in this paper, which divides the image acquisition system into control plane and processing plane. The processing plane is divided into sensor independent layer, cache layer, processing layer and application layer. These layers are physically connected by AXI bus, and the logical relationship between them is as small as possible. Our proposed architecture and protocol effectively reduces the design complexity and design risk, also the design efficiency is greatly improved.
© (2020) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yanlang Hu, Ying Li, Yanning Zhang, Quan Zhou, Juanni Liu, and Jiayuan Wei "Efficient architecture and protocol for image acquisition", Proc. SPIE 11373, Eleventh International Conference on Graphics and Image Processing (ICGIP 2019), 113731U (3 January 2020); https://doi.org/10.1117/12.2557602
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image acquisition

Image processing

Sensors

Field programmable gate arrays

Image sensors

Control systems

Data acquisition

Back to Top