Accuracy improvement of electrical characteristics estimation for sub-20nm FDSOI devices with non-rectangular gates

Jia-Syun Cai; Sheng-Wei Chien; Xin-Yang Zheng; Chien-Lin Lee; Kuen-Yu Tsai

doi:10.1117/12.2515186

20 March 2019 Accuracy improvement of electrical characteristics estimation for sub-20nm FDSOI devices with non-rectangular gates

Jia-Syun Cai, Sheng-Wei Chien, Xin-Yang Zheng, Chien-Lin Lee, Kuen-Yu Tsai

Author Affiliations +

Proceedings Volume 10962, Design-Process-Technology Co-optimization for Manufacturability XIII; 109620I (2019) https://doi.org/10.1117/12.2515186
Event: SPIE Advanced Lithography, 2019, San Jose, California, United States

Abstract

In subwavelength lithography, the printed patterns on the silicon wafer suffer from geometric distortions and different from the original design. These non-rectangular patterns can affect electrical characteristics and circuit performances seriously. In this work, we extend the verification of location-dependent weighting method and further propose three single conventional equivalent gate length (EGL) extraction methods for representing each non-rectangular gate transistor with a single EGL model. These methods are applied to sub-20nm FDSOI circuits to predict the postlithography performances. An in-house Extreme Ultraviolet Lithography (EUVL) simulation tool is utilized for nonrectangular pattern simulation. Shape information is imported to TCAD to construct 3D non-rectangular FDSOI transistor models. The accuracy of the location-dependent weighting method and EGL extraction methods are verified with TCAD circuit simulations. A 2D EGL circuit simulation method in TCAD is proposed instead of 3D EGL method to reduce the simulation time required. Preliminary simulation results indicate that weighting factors can improve the accuracy of electrical characteristics estimation, especially in leakage current analysis. On average, the off-state EGL (EGL_off) with weightings is good enough. These methods could be used to simulate the non-rectangular transistors applied to sub-20nm FDSOI circuits including 6T-SRAM caused by non-ideal optical effects in industrial processes.

Conference Presentation

Citation Download Citation

Jia-Syun Cai, Sheng-Wei Chien, Xin-Yang Zheng, Chien-Lin Lee, and Kuen-Yu Tsai "Accuracy improvement of electrical characteristics estimation for sub-20nm FDSOI devices with non-rectangular gates", Proc. SPIE 10962, Design-Process-Technology Co-optimization for Manufacturability XIII, 109620I (20 March 2019); https://doi.org/10.1117/12.2515186

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available