Paper
14 February 2022 IC design of optimal four-bit absolute value detector based on CMOS process
Haihang Xia, Nianyi Xiang, Mingzhe Zhao
Author Affiliations +
Proceedings Volume 12161, 4th International Conference on Informatics Engineering & Information Science (ICIEIS2021); 1216116 (2022) https://doi.org/10.1117/12.2627202
Event: 4th International Conference on Informatics Engineering and Information Science, 2021, Tianjin, China
Abstract
Design and implement a high-performance absolute-value detector through the CMOS process, and realize the function of taking the absolute value of the input data and then comparing it, which can be applied in a variety of circuits, such as A/D conversion. The circuit structure is simple, which adopts the structure of the mirror adder and the multiplexer. This paper also looks for the critical path and uses logical effort theory to find the minimum delay. The next work is to adjust the gate size and determine the optimal size of the device and the optimal power supply voltage. Finally, this paper attempts to achieve the minimum energy consumption.
© (2022) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Haihang Xia, Nianyi Xiang, and Mingzhe Zhao "IC design of optimal four-bit absolute value detector based on CMOS process", Proc. SPIE 12161, 4th International Conference on Informatics Engineering & Information Science (ICIEIS2021), 1216116 (14 February 2022); https://doi.org/10.1117/12.2627202
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Sensors

Transistors

Mirrors

Logic

Binary data

Multiplexers

Analog electronics

Back to Top