Special Section on Advances on Distributed Smart Cameras

Accelerating object detection via a visual-feature-directed search cascade: algorithm and field programmable gate array implementation

[+] Author Affiliations
Christos Kyrkou, Theocharis Theocharides

University of Cyprus, KIOS Research Center for Intelligent Systems and Networks, Department of Electrical and Computer Engineering, Kallipoleos 75, Nicosia 1678, Cyprus

J. Electron. Imaging. 25(4), 041013 (Aug 03, 2016). doi:10.1117/1.JEI.25.4.041013
History: Received December 30, 2015; Accepted July 7, 2016
Text Size: A A A

Abstract.  Object detection is a major step in several computer vision applications and a requirement for most smart camera systems. Recent advances in hardware acceleration for real-time object detection feature extensive use of reconfigurable hardware [field programmable gate arrays (FPGAs)], and relevant research has produced quite fascinating results, in both the accuracy of the detection algorithms as well as the performance in terms of frames per second (fps) for use in embedded smart camera systems. Detecting objects in images, however, is a daunting task and often involves hardware-inefficient steps, both in terms of the datapath design and in terms of input/output and memory access patterns. We present how a visual-feature-directed search cascade composed of motion detection, depth computation, and edge detection, can have a significant impact in reducing the data that needs to be examined by the classification engine for the presence of an object of interest. Experimental results on a Spartan 6 FPGA platform for face detection indicate data search reduction of up to 95%, which results in the system being able to process up to 50 1024×768  pixels images per second with a significantly reduced number of false positives.

Figures in this Article
© 2016 SPIE and IS&T

Citation

Christos Kyrkou and Theocharis Theocharides
"Accelerating object detection via a visual-feature-directed search cascade: algorithm and field programmable gate array implementation", J. Electron. Imaging. 25(4), 041013 (Aug 03, 2016). ; http://dx.doi.org/10.1117/1.JEI.25.4.041013


Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

Advertisement


 

  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.