1 April 2011 SCAN secure processor and its biometric capabilities
Raghudeep Kannavara, Sukarno Mertoguno, Nikolaos G. Bourbakis
Author Affiliations +
Abstract
This paper presents the design of the SCAN secure processor and its extended instruction set to enable secure biometric authentication. The SCAN secure processor is a modified SparcV8 processor architecture with a new instruction set to handle voice, iris, and fingerprint-based biometric authentication. The algorithms for processing biometric data are based on the local global graph methodology. The biometric modules are synthesized in reconfigurable logic and the results of the field-programmable gate array (FPGA) synthesis are presented. We propose to implement the above-mentioned modules in an off-chip FPGA co-processor. Further, the SCAN-secure processor will offer a SCAN-based encryption and decryption of 32 bit instructions and data.
©(2011) Society of Photo-Optical Instrumentation Engineers (SPIE)
Raghudeep Kannavara, Sukarno Mertoguno, and Nikolaos G. Bourbakis "SCAN secure processor and its biometric capabilities," Journal of Electronic Imaging 20(2), 023014 (1 April 2011). https://doi.org/10.1117/1.3582930
Published: 1 April 2011
Lens.org Logo
CITATIONS
Cited by 8 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Biometrics

Field programmable gate arrays

Iris recognition

Iris

Image segmentation

Databases

Clocks

RELATED CONTENT

Fingerprint + Iris = IrisPrint
Proceedings of SPIE (May 14 2015)
Iris matching with configurable hardware
Proceedings of SPIE (February 04 2009)
Iris recognition with compact zero-crossing-based coding
Proceedings of SPIE (October 12 2006)

Back to Top