Regular Articles

Multiple modular very long instruction word processors based on field programmable gate arrays

[+] Author Affiliations
Vincent Brost

Universite de Bourgogne, Laboratoire Le2i, Aile de l’Ingenieur–Mirande, BP 47870-21078 Dijon Cedex, France

Fan Yang

Universite de Bourgogne, Laboratoire Le2i, Aile de l’Ingenieur–Mirande, BP 47870-21078 Dijon Cedex, France

Michel Paindavoine

Universite de Bourgogne, Laboratoire Le2i, Aile de l’Ingenieur–Mirande, BP 47870-21078 Dijon Cedex, France

Nicolas Farrugia

Universite de Bourgogne, Laboratoire Le2i, Aile de l’Ingenieur–Mirande, BP 47870-21078 Dijon Cedex, France

J. Electron. Imaging. 16(2), 023001 (April 18, 2007). doi:10.1117/1.2728743
History: Received June 17, 2005; Revised September 10, 2006; Accepted December 07, 2006; Published April 18, 2007
Text Size: A A A

Modern field programmable gate array (FPGA) chips, with their large memory capacity and reconfigurability potential, are opening new frontiers in rapid prototyping of embedded systems. With the advent of high-density FPGAs, it is now possible to implement a high-performance very long instruction word (VLIW) processor core in an FPGA. This paper describes research results about enabling the DSP TMS320 C6201 model for real-time image processing applications by exploiting FPGA technology. We present a modular DSP C6201 VHDL model with a variable instruction set. We call this new development a minimum mandatory modules (M3) approach. Our goals are to keep the flexibility of DSP in order to shorten the development cycle and to use the totality of the powerful FPGA resources in order to increase real-time performance. Some common algorithms of image processing and a face tracking in video sequences application were created and validated on an FPGA VirtexII-2000 multimedia board using the development cycle proposed. Our results demonstrate that an algorithm can easily be, in an optimal manner, specified and then automatically converted to VHDL language and implemented on an FPGA device with system-level software. This makes our approach suitable for developing co-design environments. Our approach applies some criteria for co-design tools: flexibility, modularity, performance, and reusability. In this paper, the target VLIW processor is the DSP TMS320C6x. Nonetheless, our design cycle can be generalized to other DSP processors.

Figures in this Article
© 2007 SPIE and IS&T

Citation

Vincent Brost ; Fan Yang ; Michel Paindavoine and Nicolas Farrugia
"Multiple modular very long instruction word processors based on field programmable gate arrays", J. Electron. Imaging. 16(2), 023001 (April 18, 2007). ; http://dx.doi.org/10.1117/1.2728743


Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

Advertisement
  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.